10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector

Jin Sung Youn, Myung Jae Lee, Kang Yeob Park, Woo-Young Choi

Research output: Contribution to journalArticle

53 Citations (Scopus)

Abstract

We present a 10-Gb/s optoelectronic integrated circuit (OEIC) receiver fabricated with standard 0.13-μm complementary metal-oxide-semiconductor (CMOS) technology for 850-nm optical interconnect applications. The OEIC receiver consists of a CMOS-compatible avalanche photodetector (CMOS-APD), a transimpedance amplifier (TIA), an offset cancellation network, a variable equalizer (EQ), a limiting amplifier (LA), and an output buffer. The CMOS-APD provides high responsivity as well as large photodetection bandwidth. The TIA is composed of two-stage differential amplifiers with high feedback resistance of 4 kΩ. The EQ compensates high-frequency loss by controlling the boosting gain with a capacitor array. The LA consists of five-stage gain cells with active feedback and negative capacitance to achieve broadband performance. With the OEIC receiver, we successfully demonstrate transmission of 10-Gb/s optical data at 850 nm with a bit error rate of 10 -12 at the incident optical power of 4-dBm. The OEIC receiver has the core chip area of about 0.26 mm 2 and consumes about 66.8 mW.

Original languageEnglish
Article number6032702
Pages (from-to)229-236
Number of pages8
JournalIEEE Journal of Quantum Electronics
Volume48
Issue number2
DOIs
Publication statusPublished - 2012 Feb 1

Fingerprint

Integrated optoelectronics
Photodetectors
avalanches
integrated circuits
photometers
CMOS
receivers
amplifiers
Silicon
Operational amplifiers
silicon
Equalizers
Metals
differential amplifiers
Feedback
Differential amplifiers
optical interconnects
Optical interconnects
bit error rate
cancellation

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics

Cite this

Youn, Jin Sung ; Lee, Myung Jae ; Park, Kang Yeob ; Choi, Woo-Young. / 10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector. In: IEEE Journal of Quantum Electronics. 2012 ; Vol. 48, No. 2. pp. 229-236.
@article{9bef17e450f7478d93124350a6257c5d,
title = "10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector",
abstract = "We present a 10-Gb/s optoelectronic integrated circuit (OEIC) receiver fabricated with standard 0.13-μm complementary metal-oxide-semiconductor (CMOS) technology for 850-nm optical interconnect applications. The OEIC receiver consists of a CMOS-compatible avalanche photodetector (CMOS-APD), a transimpedance amplifier (TIA), an offset cancellation network, a variable equalizer (EQ), a limiting amplifier (LA), and an output buffer. The CMOS-APD provides high responsivity as well as large photodetection bandwidth. The TIA is composed of two-stage differential amplifiers with high feedback resistance of 4 kΩ. The EQ compensates high-frequency loss by controlling the boosting gain with a capacitor array. The LA consists of five-stage gain cells with active feedback and negative capacitance to achieve broadband performance. With the OEIC receiver, we successfully demonstrate transmission of 10-Gb/s optical data at 850 nm with a bit error rate of 10 -12 at the incident optical power of 4-dBm. The OEIC receiver has the core chip area of about 0.26 mm 2 and consumes about 66.8 mW.",
author = "Youn, {Jin Sung} and Lee, {Myung Jae} and Park, {Kang Yeob} and Woo-Young Choi",
year = "2012",
month = "2",
day = "1",
doi = "10.1109/JQE.2011.2170405",
language = "English",
volume = "48",
pages = "229--236",
journal = "IEEE Journal of Quantum Electronics",
issn = "0018-9197",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector. / Youn, Jin Sung; Lee, Myung Jae; Park, Kang Yeob; Choi, Woo-Young.

In: IEEE Journal of Quantum Electronics, Vol. 48, No. 2, 6032702, 01.02.2012, p. 229-236.

Research output: Contribution to journalArticle

TY - JOUR

T1 - 10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector

AU - Youn, Jin Sung

AU - Lee, Myung Jae

AU - Park, Kang Yeob

AU - Choi, Woo-Young

PY - 2012/2/1

Y1 - 2012/2/1

N2 - We present a 10-Gb/s optoelectronic integrated circuit (OEIC) receiver fabricated with standard 0.13-μm complementary metal-oxide-semiconductor (CMOS) technology for 850-nm optical interconnect applications. The OEIC receiver consists of a CMOS-compatible avalanche photodetector (CMOS-APD), a transimpedance amplifier (TIA), an offset cancellation network, a variable equalizer (EQ), a limiting amplifier (LA), and an output buffer. The CMOS-APD provides high responsivity as well as large photodetection bandwidth. The TIA is composed of two-stage differential amplifiers with high feedback resistance of 4 kΩ. The EQ compensates high-frequency loss by controlling the boosting gain with a capacitor array. The LA consists of five-stage gain cells with active feedback and negative capacitance to achieve broadband performance. With the OEIC receiver, we successfully demonstrate transmission of 10-Gb/s optical data at 850 nm with a bit error rate of 10 -12 at the incident optical power of 4-dBm. The OEIC receiver has the core chip area of about 0.26 mm 2 and consumes about 66.8 mW.

AB - We present a 10-Gb/s optoelectronic integrated circuit (OEIC) receiver fabricated with standard 0.13-μm complementary metal-oxide-semiconductor (CMOS) technology for 850-nm optical interconnect applications. The OEIC receiver consists of a CMOS-compatible avalanche photodetector (CMOS-APD), a transimpedance amplifier (TIA), an offset cancellation network, a variable equalizer (EQ), a limiting amplifier (LA), and an output buffer. The CMOS-APD provides high responsivity as well as large photodetection bandwidth. The TIA is composed of two-stage differential amplifiers with high feedback resistance of 4 kΩ. The EQ compensates high-frequency loss by controlling the boosting gain with a capacitor array. The LA consists of five-stage gain cells with active feedback and negative capacitance to achieve broadband performance. With the OEIC receiver, we successfully demonstrate transmission of 10-Gb/s optical data at 850 nm with a bit error rate of 10 -12 at the incident optical power of 4-dBm. The OEIC receiver has the core chip area of about 0.26 mm 2 and consumes about 66.8 mW.

UR - http://www.scopus.com/inward/record.url?scp=84863011128&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863011128&partnerID=8YFLogxK

U2 - 10.1109/JQE.2011.2170405

DO - 10.1109/JQE.2011.2170405

M3 - Article

AN - SCOPUS:84863011128

VL - 48

SP - 229

EP - 236

JO - IEEE Journal of Quantum Electronics

JF - IEEE Journal of Quantum Electronics

SN - 0018-9197

IS - 2

M1 - 6032702

ER -