12.5-Gb/s monolithically integrated optical receiver with CMOS avalanche photodetector

Hyun Yong Jung, Jeong Min Lee, Jin Sung Youn, Woo Young Choi, Myung Jae Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

We present a 12.5-Gb/s monolithically integrated optical receiver with CMOS avalanche photodetector (CMOS-APD) realized in 65-nm CMOS technology. The optical detection bandwidth limitation of CMOS-APD due to the carrier transit time is compensated by underdamped TIA. With this optical receiver, 12.5-Gb/s 850-nm optical data are successfully detected with bit-error rate less than 10-12 at the incident optical power of -2 dBm. The fabricated optical receiver has the core size of 0.24 × 0.1 mm2 and its power consumption excluding output buffer is about 13.7 mW with 1.2-V supply voltage.

Original languageEnglish
Title of host publicationISOCC 2014 - International SoC Design Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-2
Number of pages2
ISBN (Electronic)9781479951260
DOIs
Publication statusPublished - 2015 Apr 16
Event11th International SoC Design Conference, ISOCC 2014 - Jeju, Korea, Republic of
Duration: 2014 Nov 32014 Nov 6

Publication series

NameISOCC 2014 - International SoC Design Conference

Other

Other11th International SoC Design Conference, ISOCC 2014
CountryKorea, Republic of
CityJeju
Period14/11/314/11/6

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Fingerprint Dive into the research topics of '12.5-Gb/s monolithically integrated optical receiver with CMOS avalanche photodetector'. Together they form a unique fingerprint.

Cite this