1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuits in 0.18-μm CMOS Technology

Pyung Su Han, Woo Young Choi

Research output: Contribution to journalArticlepeer-review

16 Citations (Scopus)


A burst-mode clock recovery circuit with a novel dual bit-rate structure is presented. It utilizes two gated oscillators to align the clock with data edges and can operate in half-rate clocking mode, doubling data throughput, as well as in full-rate clocking mode. The gated oscillator reset-phase control scheme causes the starting phase of gated oscillators to alternate repeatedly between 0° and 180° according to the current clock phase. A prototype chip was designed with the 0.18-μm CMOS technology, and a 1.25/2.5-Gb/s dual-mode operation was verified by measurement.

Original languageEnglish
Pages (from-to)38-42
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Issue number1
Publication statusPublished - 2007 Jan

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of '1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuits in 0.18-μm CMOS Technology'. Together they form a unique fingerprint.

Cite this