2-D Failure Bitmap Compression Using Line Fault Marking Method

Keewon Cho, Young Woo Lee, Sungyoul Seo, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As memory densities have rapidly increased, memory testing and repairing processes are the major keys to prevent the decline in the yield. For redundancy analysis (RA), fail addresses should be extracted by the external automatic test equipment (ATE) and stored into the failure bitmap. However, full size of the failure bitmap can be a huge burden on the ATE costs. In order to reduce the storage size, this paper presents a new failure bitmap compression method. The proposed method marks all of the addresses of the line fault, so that repairing solutions can be easily decided. Experimental results show that the proposed compression method greatly reduces the size of failure bitmap while minimizing the failure data loss.

Original languageEnglish
Title of host publicationProceedings - International SoC Design Conference 2018, ISOCC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages21-22
Number of pages2
ISBN (Electronic)9781538679609
DOIs
Publication statusPublished - 2019 Feb 22
Event15th International SoC Design Conference, ISOCC 2018 - Daegu, Korea, Republic of
Duration: 2018 Nov 122018 Nov 15

Publication series

NameProceedings - International SoC Design Conference 2018, ISOCC 2018

Conference

Conference15th International SoC Design Conference, ISOCC 2018
CountryKorea, Republic of
CityDaegu
Period18/11/1218/11/15

Fingerprint

Data storage equipment
Redundancy
Testing
Costs

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Cho, K., Lee, Y. W., Seo, S., & Kang, S. (2019). 2-D Failure Bitmap Compression Using Line Fault Marking Method. In Proceedings - International SoC Design Conference 2018, ISOCC 2018 (pp. 21-22). [8649886] (Proceedings - International SoC Design Conference 2018, ISOCC 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2018.8649886
Cho, Keewon ; Lee, Young Woo ; Seo, Sungyoul ; Kang, Sungho. / 2-D Failure Bitmap Compression Using Line Fault Marking Method. Proceedings - International SoC Design Conference 2018, ISOCC 2018. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 21-22 (Proceedings - International SoC Design Conference 2018, ISOCC 2018).
@inproceedings{f8039d73266647a2873a08bebc561451,
title = "2-D Failure Bitmap Compression Using Line Fault Marking Method",
abstract = "As memory densities have rapidly increased, memory testing and repairing processes are the major keys to prevent the decline in the yield. For redundancy analysis (RA), fail addresses should be extracted by the external automatic test equipment (ATE) and stored into the failure bitmap. However, full size of the failure bitmap can be a huge burden on the ATE costs. In order to reduce the storage size, this paper presents a new failure bitmap compression method. The proposed method marks all of the addresses of the line fault, so that repairing solutions can be easily decided. Experimental results show that the proposed compression method greatly reduces the size of failure bitmap while minimizing the failure data loss.",
author = "Keewon Cho and Lee, {Young Woo} and Sungyoul Seo and Sungho Kang",
year = "2019",
month = "2",
day = "22",
doi = "10.1109/ISOCC.2018.8649886",
language = "English",
series = "Proceedings - International SoC Design Conference 2018, ISOCC 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "21--22",
booktitle = "Proceedings - International SoC Design Conference 2018, ISOCC 2018",
address = "United States",

}

Cho, K, Lee, YW, Seo, S & Kang, S 2019, 2-D Failure Bitmap Compression Using Line Fault Marking Method. in Proceedings - International SoC Design Conference 2018, ISOCC 2018., 8649886, Proceedings - International SoC Design Conference 2018, ISOCC 2018, Institute of Electrical and Electronics Engineers Inc., pp. 21-22, 15th International SoC Design Conference, ISOCC 2018, Daegu, Korea, Republic of, 18/11/12. https://doi.org/10.1109/ISOCC.2018.8649886

2-D Failure Bitmap Compression Using Line Fault Marking Method. / Cho, Keewon; Lee, Young Woo; Seo, Sungyoul; Kang, Sungho.

Proceedings - International SoC Design Conference 2018, ISOCC 2018. Institute of Electrical and Electronics Engineers Inc., 2019. p. 21-22 8649886 (Proceedings - International SoC Design Conference 2018, ISOCC 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - 2-D Failure Bitmap Compression Using Line Fault Marking Method

AU - Cho, Keewon

AU - Lee, Young Woo

AU - Seo, Sungyoul

AU - Kang, Sungho

PY - 2019/2/22

Y1 - 2019/2/22

N2 - As memory densities have rapidly increased, memory testing and repairing processes are the major keys to prevent the decline in the yield. For redundancy analysis (RA), fail addresses should be extracted by the external automatic test equipment (ATE) and stored into the failure bitmap. However, full size of the failure bitmap can be a huge burden on the ATE costs. In order to reduce the storage size, this paper presents a new failure bitmap compression method. The proposed method marks all of the addresses of the line fault, so that repairing solutions can be easily decided. Experimental results show that the proposed compression method greatly reduces the size of failure bitmap while minimizing the failure data loss.

AB - As memory densities have rapidly increased, memory testing and repairing processes are the major keys to prevent the decline in the yield. For redundancy analysis (RA), fail addresses should be extracted by the external automatic test equipment (ATE) and stored into the failure bitmap. However, full size of the failure bitmap can be a huge burden on the ATE costs. In order to reduce the storage size, this paper presents a new failure bitmap compression method. The proposed method marks all of the addresses of the line fault, so that repairing solutions can be easily decided. Experimental results show that the proposed compression method greatly reduces the size of failure bitmap while minimizing the failure data loss.

UR - http://www.scopus.com/inward/record.url?scp=85063218357&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063218357&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2018.8649886

DO - 10.1109/ISOCC.2018.8649886

M3 - Conference contribution

AN - SCOPUS:85063218357

T3 - Proceedings - International SoC Design Conference 2018, ISOCC 2018

SP - 21

EP - 22

BT - Proceedings - International SoC Design Conference 2018, ISOCC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Cho K, Lee YW, Seo S, Kang S. 2-D Failure Bitmap Compression Using Line Fault Marking Method. In Proceedings - International SoC Design Conference 2018, ISOCC 2018. Institute of Electrical and Electronics Engineers Inc. 2019. p. 21-22. 8649886. (Proceedings - International SoC Design Conference 2018, ISOCC 2018). https://doi.org/10.1109/ISOCC.2018.8649886