3-D Stacked DRAM Refresh Management with Guaranteed Data Reliability

Jaeil Lim, Hyunyul Lim, Sungho Kang

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

The 3-D integrated dynamic random-Access memory (DRAM) structure with a processor is being widely studied due to advantages, such as a large band-width and data communication power reduction. In these structures, the massive heat generation of the processor results in a high operating temperature and a high refresh rate of the DRAM. Thus, in the 3-D DRAM over processor architecture, temperature-Aware refresh management is necessary. However, temperature determination is difficult, because in the 3-D DRAM, the temperature changes dynamically and temperature variation in a DRAM die is complicated. In this paper, a thermal guard-band set-up method for 3-D stacked DRAM is proposed. It considers the latency of the temperature data and the position difference between the temperature sensor and the DRAM cell. With this method, the data reliability of the on-chip temperature sensor-dependent adaptive refresh control is guaranteed. In addition, an efficient temperature sensor built-in and refresh control method is analyzed. The expected refresh power reduction is examined through a simulation.

Original languageEnglish
Article number7061398
Pages (from-to)1455-1466
Number of pages12
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume34
Issue number9
DOIs
Publication statusPublished - 2015 Sep 1

Fingerprint

Data storage equipment
Temperature sensors
Temperature
Heat generation
Bandwidth
Communication

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{fec6ede5494247e4af54693b79a61f32,
title = "3-D Stacked DRAM Refresh Management with Guaranteed Data Reliability",
abstract = "The 3-D integrated dynamic random-Access memory (DRAM) structure with a processor is being widely studied due to advantages, such as a large band-width and data communication power reduction. In these structures, the massive heat generation of the processor results in a high operating temperature and a high refresh rate of the DRAM. Thus, in the 3-D DRAM over processor architecture, temperature-Aware refresh management is necessary. However, temperature determination is difficult, because in the 3-D DRAM, the temperature changes dynamically and temperature variation in a DRAM die is complicated. In this paper, a thermal guard-band set-up method for 3-D stacked DRAM is proposed. It considers the latency of the temperature data and the position difference between the temperature sensor and the DRAM cell. With this method, the data reliability of the on-chip temperature sensor-dependent adaptive refresh control is guaranteed. In addition, an efficient temperature sensor built-in and refresh control method is analyzed. The expected refresh power reduction is examined through a simulation.",
author = "Jaeil Lim and Hyunyul Lim and Sungho Kang",
year = "2015",
month = "9",
day = "1",
doi = "10.1109/TCAD.2015.2413411",
language = "English",
volume = "34",
pages = "1455--1466",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

3-D Stacked DRAM Refresh Management with Guaranteed Data Reliability. / Lim, Jaeil; Lim, Hyunyul; Kang, Sungho.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 34, No. 9, 7061398, 01.09.2015, p. 1455-1466.

Research output: Contribution to journalArticle

TY - JOUR

T1 - 3-D Stacked DRAM Refresh Management with Guaranteed Data Reliability

AU - Lim, Jaeil

AU - Lim, Hyunyul

AU - Kang, Sungho

PY - 2015/9/1

Y1 - 2015/9/1

N2 - The 3-D integrated dynamic random-Access memory (DRAM) structure with a processor is being widely studied due to advantages, such as a large band-width and data communication power reduction. In these structures, the massive heat generation of the processor results in a high operating temperature and a high refresh rate of the DRAM. Thus, in the 3-D DRAM over processor architecture, temperature-Aware refresh management is necessary. However, temperature determination is difficult, because in the 3-D DRAM, the temperature changes dynamically and temperature variation in a DRAM die is complicated. In this paper, a thermal guard-band set-up method for 3-D stacked DRAM is proposed. It considers the latency of the temperature data and the position difference between the temperature sensor and the DRAM cell. With this method, the data reliability of the on-chip temperature sensor-dependent adaptive refresh control is guaranteed. In addition, an efficient temperature sensor built-in and refresh control method is analyzed. The expected refresh power reduction is examined through a simulation.

AB - The 3-D integrated dynamic random-Access memory (DRAM) structure with a processor is being widely studied due to advantages, such as a large band-width and data communication power reduction. In these structures, the massive heat generation of the processor results in a high operating temperature and a high refresh rate of the DRAM. Thus, in the 3-D DRAM over processor architecture, temperature-Aware refresh management is necessary. However, temperature determination is difficult, because in the 3-D DRAM, the temperature changes dynamically and temperature variation in a DRAM die is complicated. In this paper, a thermal guard-band set-up method for 3-D stacked DRAM is proposed. It considers the latency of the temperature data and the position difference between the temperature sensor and the DRAM cell. With this method, the data reliability of the on-chip temperature sensor-dependent adaptive refresh control is guaranteed. In addition, an efficient temperature sensor built-in and refresh control method is analyzed. The expected refresh power reduction is examined through a simulation.

UR - http://www.scopus.com/inward/record.url?scp=84940035357&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84940035357&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2015.2413411

DO - 10.1109/TCAD.2015.2413411

M3 - Article

AN - SCOPUS:84940035357

VL - 34

SP - 1455

EP - 1466

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 9

M1 - 7061398

ER -