3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction

Sung Yun Park; Jihyun Cho; Euisik Yoon

doi:10.23919/VLSIC.2017.8008468

3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction

Sung Yun Park, Jihyun Cho, Euisik Yoon

Yonsei Advanced Science Institute

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Citations (Scopus)

Abstract

We report a neural recording system with embedded lossless compression using spatiotemporal correlation and sparsity of neural signals to reduce dynamic power (P_d) dissipation for data transmission in high-density neural recording systems. We could successfully compress the data rate of neural signals by a factor of 5.35 (local field potential, LFP) and 10.54 (action potential, AP), respectively. Consequently we reduced Pd consumption by 89% while achieving the state-of-the-art recording performance of 3.37 μW/Ch, 5.18 μV_rms input-referred noise, and 3.41NEF²Vdd.

Original language	English
Title of host publication	2017 Symposium on VLSI Circuits, VLSI Circuits 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	C168-C169
ISBN (Electronic)	9784863486065
DOIs	https://doi.org/10.23919/VLSIC.2017.8008468
Publication status	Published - 2017 Aug 10
Event	31st Symposium on VLSI Circuits, VLSI Circuits 2017 - Kyoto, Japan Duration: 2017 Jun 5 → 2017 Jun 8

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	31st Symposium on VLSI Circuits, VLSI Circuits 2017
Country/Territory	Japan
City	Kyoto
Period	17/6/5 → 17/6/8

Bibliographical note

Publisher Copyright:
© 2017 JSAP.

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.23919/VLSIC.2017.8008468

Cite this

Park, S. Y., Cho, J., & Yoon, E. (2017). 3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction. In 2017 Symposium on VLSI Circuits, VLSI Circuits 2017 (pp. C168-C169). [8008468] (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/VLSIC.2017.8008468

@inproceedings{af37378c12954f1f9b4a68c02dca41bc,

title = "3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction",

abstract = "We report a neural recording system with embedded lossless compression using spatiotemporal correlation and sparsity of neural signals to reduce dynamic power (Pd) dissipation for data transmission in high-density neural recording systems. We could successfully compress the data rate of neural signals by a factor of 5.35 (local field potential, LFP) and 10.54 (action potential, AP), respectively. Consequently we reduced Pd consumption by 89% while achieving the state-of-the-art recording performance of 3.37 μW/Ch, 5.18 μVrms input-referred noise, and 3.41NEF2Vdd.",

author = "Park, {Sung Yun} and Jihyun Cho and Euisik Yoon",

note = "Publisher Copyright: {\textcopyright} 2017 JSAP.; 31st Symposium on VLSI Circuits, VLSI Circuits 2017 ; Conference date: 05-06-2017 Through 08-06-2017",

year = "2017",

month = aug,

day = "10",

doi = "10.23919/VLSIC.2017.8008468",

language = "English",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "C168--C169",

booktitle = "2017 Symposium on VLSI Circuits, VLSI Circuits 2017",

address = "United States",

}

Park, SY, Cho, J & Yoon, E 2017, 3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction. in 2017 Symposium on VLSI Circuits, VLSI Circuits 2017., 8008468, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Institute of Electrical and Electronics Engineers Inc., pp. C168-C169, 31st Symposium on VLSI Circuits, VLSI Circuits 2017, Kyoto, Japan, 17/6/5. https://doi.org/10.23919/VLSIC.2017.8008468

3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction. / Park, Sung Yun; Cho, Jihyun; Yoon, Euisik.

2017 Symposium on VLSI Circuits, VLSI Circuits 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. C168-C169 8008468 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - 3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction

AU - Park, Sung Yun

AU - Cho, Jihyun

AU - Yoon, Euisik

PY - 2017/8/10

Y1 - 2017/8/10

N2 - We report a neural recording system with embedded lossless compression using spatiotemporal correlation and sparsity of neural signals to reduce dynamic power (Pd) dissipation for data transmission in high-density neural recording systems. We could successfully compress the data rate of neural signals by a factor of 5.35 (local field potential, LFP) and 10.54 (action potential, AP), respectively. Consequently we reduced Pd consumption by 89% while achieving the state-of-the-art recording performance of 3.37 μW/Ch, 5.18 μVrms input-referred noise, and 3.41NEF2Vdd.

AB - We report a neural recording system with embedded lossless compression using spatiotemporal correlation and sparsity of neural signals to reduce dynamic power (Pd) dissipation for data transmission in high-density neural recording systems. We could successfully compress the data rate of neural signals by a factor of 5.35 (local field potential, LFP) and 10.54 (action potential, AP), respectively. Consequently we reduced Pd consumption by 89% while achieving the state-of-the-art recording performance of 3.37 μW/Ch, 5.18 μVrms input-referred noise, and 3.41NEF2Vdd.

UR - http://www.scopus.com/inward/record.url?scp=85034093293&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85034093293&partnerID=8YFLogxK

U2 - 10.23919/VLSIC.2017.8008468

DO - 10.23919/VLSIC.2017.8008468

M3 - Conference contribution

AN - SCOPUS:85034093293

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - C168-C169

BT - 2017 Symposium on VLSI Circuits, VLSI Circuits 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 31st Symposium on VLSI Circuits, VLSI Circuits 2017

Y2 - 5 June 2017 through 8 June 2017

ER -

Park SY, Cho J, Yoon E. 3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction. In 2017 Symposium on VLSI Circuits, VLSI Circuits 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. C168-C169. 8008468. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). https://doi.org/10.23919/VLSIC.2017.8008468

3.37 μw/Ch modular scalable neural recording system with embedded lossless compression for dynamic power reduction

Abstract

Publication series

Other

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this