+34dBm IIP3, 0.4-1GHz common-drain stage with its high frequency analysis

H. G. Han, T. W. Kim

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A highly linear common-drain (CD) configuration is designed and measured. The third-order nonlinearity of the transconductance which is a major contributor to the third-order nonlinearity in the CD configuration, is linearised by applying the multiple gated transistor technique. In addition, the harmonic feedback effect in the configuration, which limits linearity improvement, is solved by employing an LC resonator as a load impedance. The solution is suggested by the high frequency analysis using the Volterra series. This circuit is implemented with a 0.13m CMOS process. Measurement results show a NF of 4.2dB, an IIP3 of 34dBm, and a gain of -4.3dB at 7.2mW of power consumption.

Original languageEnglish
Pages (from-to)1064-1065
Number of pages2
JournalElectronics Letters
Volume48
Issue number17
DOIs
Publication statusPublished - 2012 Aug 16

Fingerprint

Transconductance
Resonators
Transistors
Electric power utilization
Feedback
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{b4822dc3096a4722ac00e22390efdfe9,
title = "+34dBm IIP3, 0.4-1GHz common-drain stage with its high frequency analysis",
abstract = "A highly linear common-drain (CD) configuration is designed and measured. The third-order nonlinearity of the transconductance which is a major contributor to the third-order nonlinearity in the CD configuration, is linearised by applying the multiple gated transistor technique. In addition, the harmonic feedback effect in the configuration, which limits linearity improvement, is solved by employing an LC resonator as a load impedance. The solution is suggested by the high frequency analysis using the Volterra series. This circuit is implemented with a 0.13m CMOS process. Measurement results show a NF of 4.2dB, an IIP3 of 34dBm, and a gain of -4.3dB at 7.2mW of power consumption.",
author = "Han, {H. G.} and Kim, {T. W.}",
year = "2012",
month = "8",
day = "16",
doi = "10.1049/el.2012.1579",
language = "English",
volume = "48",
pages = "1064--1065",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "17",

}

+34dBm IIP3, 0.4-1GHz common-drain stage with its high frequency analysis. / Han, H. G.; Kim, T. W.

In: Electronics Letters, Vol. 48, No. 17, 16.08.2012, p. 1064-1065.

Research output: Contribution to journalArticle

TY - JOUR

T1 - +34dBm IIP3, 0.4-1GHz common-drain stage with its high frequency analysis

AU - Han, H. G.

AU - Kim, T. W.

PY - 2012/8/16

Y1 - 2012/8/16

N2 - A highly linear common-drain (CD) configuration is designed and measured. The third-order nonlinearity of the transconductance which is a major contributor to the third-order nonlinearity in the CD configuration, is linearised by applying the multiple gated transistor technique. In addition, the harmonic feedback effect in the configuration, which limits linearity improvement, is solved by employing an LC resonator as a load impedance. The solution is suggested by the high frequency analysis using the Volterra series. This circuit is implemented with a 0.13m CMOS process. Measurement results show a NF of 4.2dB, an IIP3 of 34dBm, and a gain of -4.3dB at 7.2mW of power consumption.

AB - A highly linear common-drain (CD) configuration is designed and measured. The third-order nonlinearity of the transconductance which is a major contributor to the third-order nonlinearity in the CD configuration, is linearised by applying the multiple gated transistor technique. In addition, the harmonic feedback effect in the configuration, which limits linearity improvement, is solved by employing an LC resonator as a load impedance. The solution is suggested by the high frequency analysis using the Volterra series. This circuit is implemented with a 0.13m CMOS process. Measurement results show a NF of 4.2dB, an IIP3 of 34dBm, and a gain of -4.3dB at 7.2mW of power consumption.

UR - http://www.scopus.com/inward/record.url?scp=84865275791&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84865275791&partnerID=8YFLogxK

U2 - 10.1049/el.2012.1579

DO - 10.1049/el.2012.1579

M3 - Article

VL - 48

SP - 1064

EP - 1065

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 17

ER -