A 0.02mm2 100dB-DR Impedance Monitoring IC with PWM-Dual GRO Architecture

Hyeonho Han, Woojun Choi, Youngcheol Chae

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)


This paper presents an impedance monitoring IC that achieves small area and wide DR. The stimulated signal is encoded by using pulse width modulation (PWM) and complex impedance can be measured by in- (I) and quadrature- (Q) phase outputs through dual phase demodulation. The two-level I/Q signals drive two gated-ring-oscillator (GRO) based ADCs, thus eliminating the distortion of GROs. Fabricated in 0.11μm CMOS, the prototype IC occupies only 0.02mm2. It achieves a wide DR of 100dB and a resolution of 19.21Ωrms at 1MΩ resistance in a conversion time of 5ms, and consumes 152.3μW. It corresponds to state-of-the-art resolution FoM of 14.6pJ/step.

Original languageEnglish
Title of host publication2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9784863487185
Publication statusPublished - 2019 Jun
Event33rd Symposium on VLSI Circuits, VLSI Circuits 2019 - Kyoto, Japan
Duration: 2019 Jun 92019 Jun 14

Publication series

NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers


Conference33rd Symposium on VLSI Circuits, VLSI Circuits 2019

Bibliographical note

Funding Information:
This research was supported by SK Hynix and the NRF of Korea (2018M3C7A1024654). Authors would like to thank the Rohde & Schwarz for test instruments.

Publisher Copyright:
© 2019 JSAP.

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'A 0.02mm<sup>2</sup> 100dB-DR Impedance Monitoring IC with PWM-Dual GRO Architecture'. Together they form a unique fingerprint.

Cite this