A 0.4-V, 90 ∼ 350-MHz PLL with an active loop-filter charge pump

Joung Wook Moon; Kwang Chun Choi; Woo Young Choi

doi:10.1109/TCSII.2014.2312800

A 0.4-V, 90 ∼ 350-MHz PLL with an active loop-filter charge pump

Joung Wook Moon, Kwang Chun Choi, Woo Young Choi

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article

28 Citations (Scopus)

Abstract

A 0.4-V phase-locked loop (PLL) that has much improved power efficiency is realized in standard 65-nm CMOS. The PLL employs a novel ultralow-voltage charge pump that compensates current mismatch with an active loop filter and produces significantly reduced reference spurs. Its voltage-controlled oscillator (VCO) is designed with the body-bias technique and includes an automatic frequency calibration circuit that provides low VCO gain and wide tuning range. The PLL output frequency can be tuned from 90 to 350 MHz. At 350-MHz output, the PLL consumes 109 μW, which corresponds to the power efficiency of 0.31 mW/GHz.

Original language	English
Article number	6805603
Pages (from-to)	319-323
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	61
Issue number	5
DOIs	https://doi.org/10.1109/TCSII.2014.2312800
Publication status	Published - 2014 May

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/TCSII.2014.2312800

Fingerprint Dive into the research topics of 'A 0.4-V, 90 ∼ 350-MHz PLL with an active loop-filter charge pump'. Together they form a unique fingerprint.

Cite this

Moon, J. W., Choi, K. C., & Choi, W. Y. (2014). A 0.4-V, 90 ∼ 350-MHz PLL with an active loop-filter charge pump. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(5), 319-323. [6805603]. https://doi.org/10.1109/TCSII.2014.2312800

@article{f107090bc84648fd8d413a2ebdd7e328,

title = "A 0.4-V, 90 ∼ 350-MHz PLL with an active loop-filter charge pump",

abstract = "A 0.4-V phase-locked loop (PLL) that has much improved power efficiency is realized in standard 65-nm CMOS. The PLL employs a novel ultralow-voltage charge pump that compensates current mismatch with an active loop filter and produces significantly reduced reference spurs. Its voltage-controlled oscillator (VCO) is designed with the body-bias technique and includes an automatic frequency calibration circuit that provides low VCO gain and wide tuning range. The PLL output frequency can be tuned from 90 to 350 MHz. At 350-MHz output, the PLL consumes 109 μW, which corresponds to the power efficiency of 0.31 mW/GHz.",

author = "Moon, {Joung Wook} and Choi, {Kwang Chun} and Choi, {Woo Young}",

year = "2014",

month = may,

doi = "10.1109/TCSII.2014.2312800",

language = "English",

volume = "61",

pages = "319--323",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - A 0.4-V, 90 ∼ 350-MHz PLL with an active loop-filter charge pump

AU - Moon, Joung Wook

AU - Choi, Kwang Chun

AU - Choi, Woo Young

PY - 2014/5

Y1 - 2014/5

N2 - A 0.4-V phase-locked loop (PLL) that has much improved power efficiency is realized in standard 65-nm CMOS. The PLL employs a novel ultralow-voltage charge pump that compensates current mismatch with an active loop filter and produces significantly reduced reference spurs. Its voltage-controlled oscillator (VCO) is designed with the body-bias technique and includes an automatic frequency calibration circuit that provides low VCO gain and wide tuning range. The PLL output frequency can be tuned from 90 to 350 MHz. At 350-MHz output, the PLL consumes 109 μW, which corresponds to the power efficiency of 0.31 mW/GHz.

AB - A 0.4-V phase-locked loop (PLL) that has much improved power efficiency is realized in standard 65-nm CMOS. The PLL employs a novel ultralow-voltage charge pump that compensates current mismatch with an active loop filter and produces significantly reduced reference spurs. Its voltage-controlled oscillator (VCO) is designed with the body-bias technique and includes an automatic frequency calibration circuit that provides low VCO gain and wide tuning range. The PLL output frequency can be tuned from 90 to 350 MHz. At 350-MHz output, the PLL consumes 109 μW, which corresponds to the power efficiency of 0.31 mW/GHz.

UR - http://www.scopus.com/inward/record.url?scp=84901355973&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84901355973&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2014.2312800

DO - 10.1109/TCSII.2014.2312800

M3 - Article

AN - SCOPUS:84901355973

VL - 61

SP - 319

EP - 323

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 5

M1 - 6805603

ER -