A 1 Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme

Kyuchan Lee, Changhyun Kim, Hongil Yoon, Keum Yong Kim, Byung Sik Moon, Sang Bo Lee, Jung Hwa Lee, Nam Jong Kim, Soo In Cho

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

A prototype 1 Gbit synchronous DRAM with independent subarray-controlled isolation and hierarchical decoding schemes is demonstrated to alleviate the difficulties encountered in high-density devices with regard to failure analysis and performance optimization. The scheme to isolate memory arrays from "hard" defects and to overcome the dc leakages of "soft" defects with external sources allows monitoring of the leakage current for the defect analysis and testing of the device without being limited by the capabilities of on-chip voltage sources. A hierarchical decoding scheme with a dynamic CMOS series logic predecoder achieves improvements in circuit speed, power, and complexity. As a result, evaluation of the prototype devices can be facilitated, and the optimized circuit schemes achieve enhanced circuit performance. A fully working 1 Gbit synchronous DRAM with a chip size of 570 mm 2 was fabricated using a 0.16 μm CMOS process and tested for excellent functionality up to 143 MHz.

Original languageEnglish
Pages (from-to)779-785
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume33
Issue number5
DOIs
Publication statusPublished - 1998 May 1

Fingerprint

Decoding
Dynamic random access storage
Data storage equipment
Defects
Networks (circuits)
Leakage currents
Failure analysis
Monitoring
Testing
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Lee, Kyuchan ; Kim, Changhyun ; Yoon, Hongil ; Kim, Keum Yong ; Moon, Byung Sik ; Lee, Sang Bo ; Lee, Jung Hwa ; Kim, Nam Jong ; Cho, Soo In. / A 1 Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme. In: IEEE Journal of Solid-State Circuits. 1998 ; Vol. 33, No. 5. pp. 779-785.
@article{44fe41381d764c28ae0e8ee244219b38,
title = "A 1 Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme",
abstract = "A prototype 1 Gbit synchronous DRAM with independent subarray-controlled isolation and hierarchical decoding schemes is demonstrated to alleviate the difficulties encountered in high-density devices with regard to failure analysis and performance optimization. The scheme to isolate memory arrays from {"}hard{"} defects and to overcome the dc leakages of {"}soft{"} defects with external sources allows monitoring of the leakage current for the defect analysis and testing of the device without being limited by the capabilities of on-chip voltage sources. A hierarchical decoding scheme with a dynamic CMOS series logic predecoder achieves improvements in circuit speed, power, and complexity. As a result, evaluation of the prototype devices can be facilitated, and the optimized circuit schemes achieve enhanced circuit performance. A fully working 1 Gbit synchronous DRAM with a chip size of 570 mm 2 was fabricated using a 0.16 μm CMOS process and tested for excellent functionality up to 143 MHz.",
author = "Kyuchan Lee and Changhyun Kim and Hongil Yoon and Kim, {Keum Yong} and Moon, {Byung Sik} and Lee, {Sang Bo} and Lee, {Jung Hwa} and Kim, {Nam Jong} and Cho, {Soo In}",
year = "1998",
month = "5",
day = "1",
doi = "10.1109/4.668993",
language = "English",
volume = "33",
pages = "779--785",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

A 1 Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme. / Lee, Kyuchan; Kim, Changhyun; Yoon, Hongil; Kim, Keum Yong; Moon, Byung Sik; Lee, Sang Bo; Lee, Jung Hwa; Kim, Nam Jong; Cho, Soo In.

In: IEEE Journal of Solid-State Circuits, Vol. 33, No. 5, 01.05.1998, p. 779-785.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A 1 Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme

AU - Lee, Kyuchan

AU - Kim, Changhyun

AU - Yoon, Hongil

AU - Kim, Keum Yong

AU - Moon, Byung Sik

AU - Lee, Sang Bo

AU - Lee, Jung Hwa

AU - Kim, Nam Jong

AU - Cho, Soo In

PY - 1998/5/1

Y1 - 1998/5/1

N2 - A prototype 1 Gbit synchronous DRAM with independent subarray-controlled isolation and hierarchical decoding schemes is demonstrated to alleviate the difficulties encountered in high-density devices with regard to failure analysis and performance optimization. The scheme to isolate memory arrays from "hard" defects and to overcome the dc leakages of "soft" defects with external sources allows monitoring of the leakage current for the defect analysis and testing of the device without being limited by the capabilities of on-chip voltage sources. A hierarchical decoding scheme with a dynamic CMOS series logic predecoder achieves improvements in circuit speed, power, and complexity. As a result, evaluation of the prototype devices can be facilitated, and the optimized circuit schemes achieve enhanced circuit performance. A fully working 1 Gbit synchronous DRAM with a chip size of 570 mm 2 was fabricated using a 0.16 μm CMOS process and tested for excellent functionality up to 143 MHz.

AB - A prototype 1 Gbit synchronous DRAM with independent subarray-controlled isolation and hierarchical decoding schemes is demonstrated to alleviate the difficulties encountered in high-density devices with regard to failure analysis and performance optimization. The scheme to isolate memory arrays from "hard" defects and to overcome the dc leakages of "soft" defects with external sources allows monitoring of the leakage current for the defect analysis and testing of the device without being limited by the capabilities of on-chip voltage sources. A hierarchical decoding scheme with a dynamic CMOS series logic predecoder achieves improvements in circuit speed, power, and complexity. As a result, evaluation of the prototype devices can be facilitated, and the optimized circuit schemes achieve enhanced circuit performance. A fully working 1 Gbit synchronous DRAM with a chip size of 570 mm 2 was fabricated using a 0.16 μm CMOS process and tested for excellent functionality up to 143 MHz.

UR - http://www.scopus.com/inward/record.url?scp=0032072985&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032072985&partnerID=8YFLogxK

U2 - 10.1109/4.668993

DO - 10.1109/4.668993

M3 - Article

AN - SCOPUS:0032072985

VL - 33

SP - 779

EP - 785

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -