A 10 Gb/s hybrid PLL-based forwarded clock receiver in 65-nm CMOS

Kwanseo Park, Woorham Bae, Haram Ju, Jinhyung Lee, Gyu Seob Jeong, Yoonsoo Kim, Deog Kyoon Jeong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A 10 Gb/s hybrid PLL-based forwarded clock receiver in 65-nm CMOS'. Together they form a unique fingerprint.

Engineering & Materials Science