A 1.25-Gb/s digitally-controlled dual-loop clock and data recovery circuit with enhanced phase resolution

Chang Kyung Seong, Seung Woo Lee, Woo Young Choi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A 1.25-Gb/s digitally-controlled dual-loop clock and data recovery circuit with enhanced phase resolution'. Together they form a unique fingerprint.

Engineering & Materials Science