A 2-Gbps CMOS adaptive line equalizer

Jae Wook Lee, Bhum Cheol Lee, Woo-Young Choi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A 2-Gbps line equalizer circuit is realized with 0.25 μm CMOS technology. The equalizer is made of input stage buffer, limiter and square difference circuits. The limiter has replica-feedback limiting amplifiers, which do not require common mode feedback. Successful equalization is demonstrated for signals transmitted over 1.5m long PCB trace.

Original languageEnglish
Title of host publicationProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits
Pages244-247
Number of pages4
Publication statusPublished - 2004 Dec 1
EventProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits - Fukuoka, Japan
Duration: 2004 Aug 42004 Aug 5

Publication series

NameProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits

Other

OtherProceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits
CountryJapan
CityFukuoka
Period04/8/404/8/5

Fingerprint

Limiters
Equalizers
Feedback
Networks (circuits)
Polychlorinated biphenyls

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Lee, J. W., Lee, B. C., & Choi, W-Y. (2004). A 2-Gbps CMOS adaptive line equalizer. In Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (pp. 244-247). (Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits).
Lee, Jae Wook ; Lee, Bhum Cheol ; Choi, Woo-Young. / A 2-Gbps CMOS adaptive line equalizer. Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits. 2004. pp. 244-247 (Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits).
@inproceedings{b1e0959d60624621b6426f26fae88578,
title = "A 2-Gbps CMOS adaptive line equalizer",
abstract = "A 2-Gbps line equalizer circuit is realized with 0.25 μm CMOS technology. The equalizer is made of input stage buffer, limiter and square difference circuits. The limiter has replica-feedback limiting amplifiers, which do not require common mode feedback. Successful equalization is demonstrated for signals transmitted over 1.5m long PCB trace.",
author = "Lee, {Jae Wook} and Lee, {Bhum Cheol} and Woo-Young Choi",
year = "2004",
month = "12",
day = "1",
language = "English",
isbn = "078038637X",
series = "Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits",
pages = "244--247",
booktitle = "Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits",

}

Lee, JW, Lee, BC & Choi, W-Y 2004, A 2-Gbps CMOS adaptive line equalizer. in Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits. Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 244-247, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, Fukuoka, Japan, 04/8/4.

A 2-Gbps CMOS adaptive line equalizer. / Lee, Jae Wook; Lee, Bhum Cheol; Choi, Woo-Young.

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits. 2004. p. 244-247 (Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A 2-Gbps CMOS adaptive line equalizer

AU - Lee, Jae Wook

AU - Lee, Bhum Cheol

AU - Choi, Woo-Young

PY - 2004/12/1

Y1 - 2004/12/1

N2 - A 2-Gbps line equalizer circuit is realized with 0.25 μm CMOS technology. The equalizer is made of input stage buffer, limiter and square difference circuits. The limiter has replica-feedback limiting amplifiers, which do not require common mode feedback. Successful equalization is demonstrated for signals transmitted over 1.5m long PCB trace.

AB - A 2-Gbps line equalizer circuit is realized with 0.25 μm CMOS technology. The equalizer is made of input stage buffer, limiter and square difference circuits. The limiter has replica-feedback limiting amplifiers, which do not require common mode feedback. Successful equalization is demonstrated for signals transmitted over 1.5m long PCB trace.

UR - http://www.scopus.com/inward/record.url?scp=14544290577&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=14544290577&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:14544290577

SN - 078038637X

T3 - Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits

SP - 244

EP - 247

BT - Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits

ER -

Lee JW, Lee BC, Choi W-Y. A 2-Gbps CMOS adaptive line equalizer. In Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits. 2004. p. 244-247. (Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits).