A 2 mW, 50 dB DR, 10 MHz BW 5× interleaved bandpass delta-sigma modulator at 50 MHz if

Inhee Lee; Gunhee Han; Youngcheol Chae

doi:10.1109/TCSI.2014.2347234

A 2 mW, 50 dB DR, 10 MHz BW 5× interleaved bandpass delta-sigma modulator at 50 MHz if

Inhee Lee, Gunhee Han, Youngcheol Chae

Research output: Contribution to journal › Article › peer-review

8 Citations (Scopus)

Abstract

A 2 mW 50 dB-DR 10 MHz-BW bandpass (BP) delta-sigma (ΔΣ) modulator for a digital-IF receiver is presented. It is based on a power-efficient time-interleaved (TI) architecture, which uses a recursive loop and a feed-forward topology. To further improve its power-efficiency, the ADC employs inverter-based OTAs with the help of auxiliary inverters for extra gain. A 0.55 mm² chip is fabricated in a 0.18 μm CMOS process. Measurements show that the prototype five-path TI BP ΔΣ modulator achieves 50 dB DR and 46 dB SNDR with 10 MHz bandwidth at 50 MHz IF while dissipating only 2 mW.

Original language	English
Article number	6913582
Pages (from-to)	80-89
Number of pages	10
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	62
Issue number	1
DOIs	https://doi.org/10.1109/TCSI.2014.2347234
Publication status	Published - 2015 Jan 1

Bibliographical note

Publisher Copyright:
© 2004-2012 IEEE.

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/TCSI.2014.2347234

Cite this

@article{f45703e69b254a18b3f2c7a73a4ac12e,

title = "A 2 mW, 50 dB DR, 10 MHz BW 5× interleaved bandpass delta-sigma modulator at 50 MHz if",

abstract = "A 2 mW 50 dB-DR 10 MHz-BW bandpass (BP) delta-sigma (ΔΣ) modulator for a digital-IF receiver is presented. It is based on a power-efficient time-interleaved (TI) architecture, which uses a recursive loop and a feed-forward topology. To further improve its power-efficiency, the ADC employs inverter-based OTAs with the help of auxiliary inverters for extra gain. A 0.55 mm2 chip is fabricated in a 0.18 μm CMOS process. Measurements show that the prototype five-path TI BP ΔΣ modulator achieves 50 dB DR and 46 dB SNDR with 10 MHz bandwidth at 50 MHz IF while dissipating only 2 mW.",

author = "Inhee Lee and Gunhee Han and Youngcheol Chae",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2015",

month = jan,

day = "1",

doi = "10.1109/TCSI.2014.2347234",

language = "English",

volume = "62",

pages = "80--89",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

number = "1",

}

TY - JOUR

T1 - A 2 mW, 50 dB DR, 10 MHz BW 5× interleaved bandpass delta-sigma modulator at 50 MHz if

AU - Lee, Inhee

AU - Han, Gunhee

AU - Chae, Youngcheol

PY - 2015/1/1

Y1 - 2015/1/1

N2 - A 2 mW 50 dB-DR 10 MHz-BW bandpass (BP) delta-sigma (ΔΣ) modulator for a digital-IF receiver is presented. It is based on a power-efficient time-interleaved (TI) architecture, which uses a recursive loop and a feed-forward topology. To further improve its power-efficiency, the ADC employs inverter-based OTAs with the help of auxiliary inverters for extra gain. A 0.55 mm2 chip is fabricated in a 0.18 μm CMOS process. Measurements show that the prototype five-path TI BP ΔΣ modulator achieves 50 dB DR and 46 dB SNDR with 10 MHz bandwidth at 50 MHz IF while dissipating only 2 mW.

AB - A 2 mW 50 dB-DR 10 MHz-BW bandpass (BP) delta-sigma (ΔΣ) modulator for a digital-IF receiver is presented. It is based on a power-efficient time-interleaved (TI) architecture, which uses a recursive loop and a feed-forward topology. To further improve its power-efficiency, the ADC employs inverter-based OTAs with the help of auxiliary inverters for extra gain. A 0.55 mm2 chip is fabricated in a 0.18 μm CMOS process. Measurements show that the prototype five-path TI BP ΔΣ modulator achieves 50 dB DR and 46 dB SNDR with 10 MHz bandwidth at 50 MHz IF while dissipating only 2 mW.

UR - http://www.scopus.com/inward/record.url?scp=85027950125&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027950125&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2014.2347234

DO - 10.1109/TCSI.2014.2347234

M3 - Article

AN - SCOPUS:85027950125

SN - 1549-8328

VL - 62

SP - 80

EP - 89

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 1

M1 - 6913582

ER -

A 2 mW, 50 dB DR, 10 MHz BW 5× interleaved bandpass delta-sigma modulator at 50 MHz if

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this