A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture

Youngcheol Chae, Jimin Cheon, Seunghyun Lim, Minho Kwon, Kwisung Yoo, Wunki Jung, Dong Hun Lee, Seogheon Ham, Gunhee Han

Research output: Contribution to journalArticle

119 Citations (Scopus)

Abstract

This paper presents a 2.1 M pixel, 120 frame/s CMOS image sensor with column-parallel delta-sigma (Δ Σ) ADC architecture. The use of a second-order Δ Σ ADC improves the conversion speed while reducing the random noise (RN) level as well. The Δ Σ ADC employing an inverter-based Δ Σ modulator and a compact decimation filter is accommodated within a fine pixel pitch of 2.25-μm and improves energy efficiency while providing a high frame-rate of 120 frame/s. A prototype image sensor has been fabricated with a 0.13- μm CMOS process. Measurement results show a RN of 2.4 erms- and a dynamic range of 73 dB. The power consumption of the prototype image sensor is only 180 mW. This work achieves the energy efficiency of 1.7 e-nJ.

Original languageEnglish
Article number5641589
Pages (from-to)236-247
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume46
Issue number1
DOIs
Publication statusPublished - 2011 Jan 1

Fingerprint

Parallel architectures
Image sensors
Pixels
Energy efficiency
Modulators
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Chae, Youngcheol ; Cheon, Jimin ; Lim, Seunghyun ; Kwon, Minho ; Yoo, Kwisung ; Jung, Wunki ; Lee, Dong Hun ; Ham, Seogheon ; Han, Gunhee. / A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture. In: IEEE Journal of Solid-State Circuits. 2011 ; Vol. 46, No. 1. pp. 236-247.
@article{ad0ed4efa58b4c52b76fb2a5b6724b7b,
title = "A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture",
abstract = "This paper presents a 2.1 M pixel, 120 frame/s CMOS image sensor with column-parallel delta-sigma (Δ Σ) ADC architecture. The use of a second-order Δ Σ ADC improves the conversion speed while reducing the random noise (RN) level as well. The Δ Σ ADC employing an inverter-based Δ Σ modulator and a compact decimation filter is accommodated within a fine pixel pitch of 2.25-μm and improves energy efficiency while providing a high frame-rate of 120 frame/s. A prototype image sensor has been fabricated with a 0.13- μm CMOS process. Measurement results show a RN of 2.4 erms- and a dynamic range of 73 dB. The power consumption of the prototype image sensor is only 180 mW. This work achieves the energy efficiency of 1.7 e-nJ.",
author = "Youngcheol Chae and Jimin Cheon and Seunghyun Lim and Minho Kwon and Kwisung Yoo and Wunki Jung and Lee, {Dong Hun} and Seogheon Ham and Gunhee Han",
year = "2011",
month = "1",
day = "1",
doi = "10.1109/JSSC.2010.2085910",
language = "English",
volume = "46",
pages = "236--247",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture. / Chae, Youngcheol; Cheon, Jimin; Lim, Seunghyun; Kwon, Minho; Yoo, Kwisung; Jung, Wunki; Lee, Dong Hun; Ham, Seogheon; Han, Gunhee.

In: IEEE Journal of Solid-State Circuits, Vol. 46, No. 1, 5641589, 01.01.2011, p. 236-247.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A 2.1 M pixels, 120 frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture

AU - Chae, Youngcheol

AU - Cheon, Jimin

AU - Lim, Seunghyun

AU - Kwon, Minho

AU - Yoo, Kwisung

AU - Jung, Wunki

AU - Lee, Dong Hun

AU - Ham, Seogheon

AU - Han, Gunhee

PY - 2011/1/1

Y1 - 2011/1/1

N2 - This paper presents a 2.1 M pixel, 120 frame/s CMOS image sensor with column-parallel delta-sigma (Δ Σ) ADC architecture. The use of a second-order Δ Σ ADC improves the conversion speed while reducing the random noise (RN) level as well. The Δ Σ ADC employing an inverter-based Δ Σ modulator and a compact decimation filter is accommodated within a fine pixel pitch of 2.25-μm and improves energy efficiency while providing a high frame-rate of 120 frame/s. A prototype image sensor has been fabricated with a 0.13- μm CMOS process. Measurement results show a RN of 2.4 erms- and a dynamic range of 73 dB. The power consumption of the prototype image sensor is only 180 mW. This work achieves the energy efficiency of 1.7 e-nJ.

AB - This paper presents a 2.1 M pixel, 120 frame/s CMOS image sensor with column-parallel delta-sigma (Δ Σ) ADC architecture. The use of a second-order Δ Σ ADC improves the conversion speed while reducing the random noise (RN) level as well. The Δ Σ ADC employing an inverter-based Δ Σ modulator and a compact decimation filter is accommodated within a fine pixel pitch of 2.25-μm and improves energy efficiency while providing a high frame-rate of 120 frame/s. A prototype image sensor has been fabricated with a 0.13- μm CMOS process. Measurement results show a RN of 2.4 erms- and a dynamic range of 73 dB. The power consumption of the prototype image sensor is only 180 mW. This work achieves the energy efficiency of 1.7 e-nJ.

UR - http://www.scopus.com/inward/record.url?scp=78650918995&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650918995&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2010.2085910

DO - 10.1109/JSSC.2010.2085910

M3 - Article

VL - 46

SP - 236

EP - 247

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

M1 - 5641589

ER -