A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR

Taewoong Kim; Youngcheol Chae

doi:10.1109/CICC.2019.8780230

A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR

Taewoong Kim, Youngcheol Chae

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

This paper presents a buffer-embedded noise-shaping SAR ADC, which separates the capacitive DAC (CDAC) and the sampling capacitor (C_S) placed at the input and output of input buffer. This compensates the nonlinearity of the input buffer and enables C_S value to be reduced, thus leading to significant power saving. An energy efficient 2^nd-order noise-shaping is realized using passive integrators with the C_S and the mismatch of CDAC is mitigated by error shaping techniques. Implemented in a 65 nm CMOS process, the ADC achieved 73.8 dB SNDR, 77 dB DR, and 87.3 dB SFDR in a 2 MHz bandwidth without any calibration. It consumes only 2.13 mW including the input buffer.

Original language	English
Title of host publication	2019 IEEE Custom Integrated Circuits Conference, CICC 2019
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781538693957
DOIs	https://doi.org/10.1109/CICC.2019.8780230
Publication status	Published - 2019 Apr
Event	40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019 - Austin, United States Duration: 2019 Apr 14 → 2019 Apr 17

Publication series

Name	Proceedings of the Custom Integrated Circuits Conference
Volume	2019-April
ISSN (Print)	0886-5930

Conference

Conference	40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019
Country	United States
City	Austin
Period	19/4/14 → 19/4/17

Bibliographical note

Funding Information:
This paper is supported by Future Interconnect Technology Cluster Program of Samsung Electronics.

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/CICC.2019.8780230

Fingerprint Dive into the research topics of 'A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR'. Together they form a unique fingerprint.

Cite this

@inproceedings{4608fcb955c5497ea3fc19aab00dff49,

title = "A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR",

abstract = "This paper presents a buffer-embedded noise-shaping SAR ADC, which separates the capacitive DAC (CDAC) and the sampling capacitor (CS) placed at the input and output of input buffer. This compensates the nonlinearity of the input buffer and enables CS value to be reduced, thus leading to significant power saving. An energy efficient 2nd-order noise-shaping is realized using passive integrators with the CS and the mismatch of CDAC is mitigated by error shaping techniques. Implemented in a 65 nm CMOS process, the ADC achieved 73.8 dB SNDR, 77 dB DR, and 87.3 dB SFDR in a 2 MHz bandwidth without any calibration. It consumes only 2.13 mW including the input buffer.",

author = "Taewoong Kim and Youngcheol Chae",

note = "Funding Information: This paper is supported by Future Interconnect Technology Cluster Program of Samsung Electronics.; 40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019 ; Conference date: 14-04-2019 Through 17-04-2019",

year = "2019",

month = apr,

doi = "10.1109/CICC.2019.8780230",

language = "English",

series = "Proceedings of the Custom Integrated Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2019 IEEE Custom Integrated Circuits Conference, CICC 2019",

address = "United States",

}

Kim, T & Chae, Y 2019, A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR. in 2019 IEEE Custom Integrated Circuits Conference, CICC 2019., 8780230, Proceedings of the Custom Integrated Circuits Conference, vol. 2019-April, Institute of Electrical and Electronics Engineers Inc., 40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019, Austin, United States, 19/4/14. https://doi.org/10.1109/CICC.2019.8780230

A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR. / Kim, Taewoong; Chae, Youngcheol.

2019 IEEE Custom Integrated Circuits Conference, CICC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8780230 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2019-April).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR

AU - Kim, Taewoong

AU - Chae, Youngcheol

N1 - Funding Information: This paper is supported by Future Interconnect Technology Cluster Program of Samsung Electronics.

PY - 2019/4

Y1 - 2019/4

N2 - This paper presents a buffer-embedded noise-shaping SAR ADC, which separates the capacitive DAC (CDAC) and the sampling capacitor (CS) placed at the input and output of input buffer. This compensates the nonlinearity of the input buffer and enables CS value to be reduced, thus leading to significant power saving. An energy efficient 2nd-order noise-shaping is realized using passive integrators with the CS and the mismatch of CDAC is mitigated by error shaping techniques. Implemented in a 65 nm CMOS process, the ADC achieved 73.8 dB SNDR, 77 dB DR, and 87.3 dB SFDR in a 2 MHz bandwidth without any calibration. It consumes only 2.13 mW including the input buffer.

AB - This paper presents a buffer-embedded noise-shaping SAR ADC, which separates the capacitive DAC (CDAC) and the sampling capacitor (CS) placed at the input and output of input buffer. This compensates the nonlinearity of the input buffer and enables CS value to be reduced, thus leading to significant power saving. An energy efficient 2nd-order noise-shaping is realized using passive integrators with the CS and the mismatch of CDAC is mitigated by error shaping techniques. Implemented in a 65 nm CMOS process, the ADC achieved 73.8 dB SNDR, 77 dB DR, and 87.3 dB SFDR in a 2 MHz bandwidth without any calibration. It consumes only 2.13 mW including the input buffer.

UR - http://www.scopus.com/inward/record.url?scp=85070536790&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85070536790&partnerID=8YFLogxK

U2 - 10.1109/CICC.2019.8780230

DO - 10.1109/CICC.2019.8780230

M3 - Conference contribution

AN - SCOPUS:85070536790

T3 - Proceedings of the Custom Integrated Circuits Conference

BT - 2019 IEEE Custom Integrated Circuits Conference, CICC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019

Y2 - 14 April 2019 through 17 April 2019

ER -