A 300-μW Audio Δσ Modulator with 100.5-dB DR Using Dynamic Bias Inverter

Sangwoo Lee, Woojin Jo, Seungwoo Song, Youngcheol Chae

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

This paper presents a micropower audio delta-sigma (ΔΣ) modulator for mobile applications. This work employs power-efficient integrators based on the dynamic bias inverter, which consists of a cascode inverter, a floating current source and two offset-storage capacitors. The quiescent current of the inverter is copied from the floating current via offset-storage capacitors and the speed limitation caused by the cascode transistors in the inverter is resolved by using active parasitic compensation. This maximizes both gm/ID ratio and slew rate of the inverter-based integrator, while compensating process, voltage, and temperature (PVT) variations. To verify the effectiveness of the proposed technique, a single-bit third-order ΔΣ modulator is implemented in a 0.18 μm CMOS technology. The prototype modulator achieves 97.7 dB SNDR, 98.6 dB SNR, and 100.5 dB DR in a 20-kHz signal bandwidth, while consuming only 300-μW from a 1.8 V supply. This corresponds to a state-of-the-art Schreier's FoM of 178.7 dB. The results are fully verified under variable supplies and temperatures.

Original languageEnglish
Pages (from-to)1866-1875
Number of pages10
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume63
Issue number11
DOIs
Publication statusPublished - 2016 Nov 1

Fingerprint

Capacitor storage
Modulators
Transistors
Bandwidth
Temperature
Electric potential
Compensation and Redress

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{0a495009097f406dbc0cde33a8d86f5b,
title = "A 300-μW Audio Δσ Modulator with 100.5-dB DR Using Dynamic Bias Inverter",
abstract = "This paper presents a micropower audio delta-sigma (ΔΣ) modulator for mobile applications. This work employs power-efficient integrators based on the dynamic bias inverter, which consists of a cascode inverter, a floating current source and two offset-storage capacitors. The quiescent current of the inverter is copied from the floating current via offset-storage capacitors and the speed limitation caused by the cascode transistors in the inverter is resolved by using active parasitic compensation. This maximizes both gm/ID ratio and slew rate of the inverter-based integrator, while compensating process, voltage, and temperature (PVT) variations. To verify the effectiveness of the proposed technique, a single-bit third-order ΔΣ modulator is implemented in a 0.18 μm CMOS technology. The prototype modulator achieves 97.7 dB SNDR, 98.6 dB SNR, and 100.5 dB DR in a 20-kHz signal bandwidth, while consuming only 300-μW from a 1.8 V supply. This corresponds to a state-of-the-art Schreier's FoM of 178.7 dB. The results are fully verified under variable supplies and temperatures.",
author = "Sangwoo Lee and Woojin Jo and Seungwoo Song and Youngcheol Chae",
year = "2016",
month = "11",
day = "1",
doi = "10.1109/TCSI.2016.2598734",
language = "English",
volume = "63",
pages = "1866--1875",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

A 300-μW Audio Δσ Modulator with 100.5-dB DR Using Dynamic Bias Inverter. / Lee, Sangwoo; Jo, Woojin; Song, Seungwoo; Chae, Youngcheol.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 63, No. 11, 01.11.2016, p. 1866-1875.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A 300-μW Audio Δσ Modulator with 100.5-dB DR Using Dynamic Bias Inverter

AU - Lee, Sangwoo

AU - Jo, Woojin

AU - Song, Seungwoo

AU - Chae, Youngcheol

PY - 2016/11/1

Y1 - 2016/11/1

N2 - This paper presents a micropower audio delta-sigma (ΔΣ) modulator for mobile applications. This work employs power-efficient integrators based on the dynamic bias inverter, which consists of a cascode inverter, a floating current source and two offset-storage capacitors. The quiescent current of the inverter is copied from the floating current via offset-storage capacitors and the speed limitation caused by the cascode transistors in the inverter is resolved by using active parasitic compensation. This maximizes both gm/ID ratio and slew rate of the inverter-based integrator, while compensating process, voltage, and temperature (PVT) variations. To verify the effectiveness of the proposed technique, a single-bit third-order ΔΣ modulator is implemented in a 0.18 μm CMOS technology. The prototype modulator achieves 97.7 dB SNDR, 98.6 dB SNR, and 100.5 dB DR in a 20-kHz signal bandwidth, while consuming only 300-μW from a 1.8 V supply. This corresponds to a state-of-the-art Schreier's FoM of 178.7 dB. The results are fully verified under variable supplies and temperatures.

AB - This paper presents a micropower audio delta-sigma (ΔΣ) modulator for mobile applications. This work employs power-efficient integrators based on the dynamic bias inverter, which consists of a cascode inverter, a floating current source and two offset-storage capacitors. The quiescent current of the inverter is copied from the floating current via offset-storage capacitors and the speed limitation caused by the cascode transistors in the inverter is resolved by using active parasitic compensation. This maximizes both gm/ID ratio and slew rate of the inverter-based integrator, while compensating process, voltage, and temperature (PVT) variations. To verify the effectiveness of the proposed technique, a single-bit third-order ΔΣ modulator is implemented in a 0.18 μm CMOS technology. The prototype modulator achieves 97.7 dB SNDR, 98.6 dB SNR, and 100.5 dB DR in a 20-kHz signal bandwidth, while consuming only 300-μW from a 1.8 V supply. This corresponds to a state-of-the-art Schreier's FoM of 178.7 dB. The results are fully verified under variable supplies and temperatures.

UR - http://www.scopus.com/inward/record.url?scp=85027582070&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027582070&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2016.2598734

DO - 10.1109/TCSI.2016.2598734

M3 - Article

VL - 63

SP - 1866

EP - 1875

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 11

ER -