We present a 32-Gb/s PAM-4 quarter-rate clock and data recovery (CDR) circuit having a newly proposed selective transition detector (STD). The STD allows phase detection of PAM-4 data in a simple manner by eliminating middle transition and majority voting with simple logic gates. In addition, using the edge-rotating technique with quarter-rate CDR operation, our CDR achieves power consumption and chip area reduction. A prototype 32-Gb/s quarter-rate PAM-4 CDR circuit is realized with 28-nm CMOS technology. The CDR circuit consumes 32 mW with 1.2-V supply and the recovered clock signal has 0.0136-UI rms jitter.
|Number of pages||5|
|Journal||IEEE Transactions on Circuits and Systems II: Express Briefs|
|Publication status||Published - 2019 Mar|
Bibliographical noteFunding Information:
Manuscript received March 28, 2018; revised June 11, 2018; accepted July 4, 2018. Date of publication July 13, 2018; date of current version February 26, 2019. This work was supported by Samsung Electronics; Materials and Parts Technology Research Development Program funded by the Korean Ministry of Trade, Industry and Energy under Project 10065666; Graduate School of Yonsei University Research Scholarship Grants. This brief was recommended by Associate Editor G. Torfs. (Corresponding author: Woo-Young Choi.) The authors are with the High-Speed Circuits and Systems Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, South Korea (e-mail: email@example.com).
© 2004-2012 IEEE.
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering