A 4 μw/Ch analog front-end module with moderate inversion and power-scalable sampling operation for 3-D neural microsystems

Khaled M. Al-Ashmouny, Sun Il Chang, Euisik Yoon

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

We report an analog front-end prototype designed in 0.25 μm CMOS process for hybrid integration into 3-D neural recording microsystems. For scaling towards massive parallel neural recording, the prototype has investigated some critical circuit challenges in power, area, interface, and modularity. We achieved extremely low power consumption of 4 μW\ channel, optimized energy efficiency using moderate inversion in low-noise amplifiers (K of 5.98× 108 or NEF of 2.9), and minimized asynchronous interface (only 2 per 16 channels) for command and data capturing. We also implemented adaptable operations including programmable-gain amplification, power-scalable sampling (up to 50 kS/s/channel), wide configuration range (9-bit) for programmable gain and bandwidth, and 5-bit site selection capability (selecting 16 out of 128 sites). The implemented front-end module has achieved a reduction in noise-energy-area product by a factor of 5-25 times as compared to the state-of-the-art analog front-end approaches reported to date.

Original languageEnglish
Article number6334433
Pages (from-to)403-413
Number of pages11
JournalIEEE Transactions on Biomedical Circuits and Systems
Volume6
Issue number5
DOIs
Publication statusPublished - 2012 Oct 25

Fingerprint

Microsystems
Sampling
Site selection
Low noise amplifiers
Amplification
Energy efficiency
Electric power utilization
Bandwidth
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Biomedical Engineering
  • Electrical and Electronic Engineering

Cite this

@article{98497da5756f4126b6e2a2f8b62a2a97,
title = "A 4 μw/Ch analog front-end module with moderate inversion and power-scalable sampling operation for 3-D neural microsystems",
abstract = "We report an analog front-end prototype designed in 0.25 μm CMOS process for hybrid integration into 3-D neural recording microsystems. For scaling towards massive parallel neural recording, the prototype has investigated some critical circuit challenges in power, area, interface, and modularity. We achieved extremely low power consumption of 4 μW\ channel, optimized energy efficiency using moderate inversion in low-noise amplifiers (K of 5.98× 108 or NEF of 2.9), and minimized asynchronous interface (only 2 per 16 channels) for command and data capturing. We also implemented adaptable operations including programmable-gain amplification, power-scalable sampling (up to 50 kS/s/channel), wide configuration range (9-bit) for programmable gain and bandwidth, and 5-bit site selection capability (selecting 16 out of 128 sites). The implemented front-end module has achieved a reduction in noise-energy-area product by a factor of 5-25 times as compared to the state-of-the-art analog front-end approaches reported to date.",
author = "Al-Ashmouny, {Khaled M.} and Chang, {Sun Il} and Euisik Yoon",
year = "2012",
month = "10",
day = "25",
doi = "10.1109/TBCAS.2012.2218105",
language = "English",
volume = "6",
pages = "403--413",
journal = "IEEE Transactions on Biomedical Circuits and Systems",
issn = "1932-4545",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

A 4 μw/Ch analog front-end module with moderate inversion and power-scalable sampling operation for 3-D neural microsystems. / Al-Ashmouny, Khaled M.; Chang, Sun Il; Yoon, Euisik.

In: IEEE Transactions on Biomedical Circuits and Systems, Vol. 6, No. 5, 6334433, 25.10.2012, p. 403-413.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A 4 μw/Ch analog front-end module with moderate inversion and power-scalable sampling operation for 3-D neural microsystems

AU - Al-Ashmouny, Khaled M.

AU - Chang, Sun Il

AU - Yoon, Euisik

PY - 2012/10/25

Y1 - 2012/10/25

N2 - We report an analog front-end prototype designed in 0.25 μm CMOS process for hybrid integration into 3-D neural recording microsystems. For scaling towards massive parallel neural recording, the prototype has investigated some critical circuit challenges in power, area, interface, and modularity. We achieved extremely low power consumption of 4 μW\ channel, optimized energy efficiency using moderate inversion in low-noise amplifiers (K of 5.98× 108 or NEF of 2.9), and minimized asynchronous interface (only 2 per 16 channels) for command and data capturing. We also implemented adaptable operations including programmable-gain amplification, power-scalable sampling (up to 50 kS/s/channel), wide configuration range (9-bit) for programmable gain and bandwidth, and 5-bit site selection capability (selecting 16 out of 128 sites). The implemented front-end module has achieved a reduction in noise-energy-area product by a factor of 5-25 times as compared to the state-of-the-art analog front-end approaches reported to date.

AB - We report an analog front-end prototype designed in 0.25 μm CMOS process for hybrid integration into 3-D neural recording microsystems. For scaling towards massive parallel neural recording, the prototype has investigated some critical circuit challenges in power, area, interface, and modularity. We achieved extremely low power consumption of 4 μW\ channel, optimized energy efficiency using moderate inversion in low-noise amplifiers (K of 5.98× 108 or NEF of 2.9), and minimized asynchronous interface (only 2 per 16 channels) for command and data capturing. We also implemented adaptable operations including programmable-gain amplification, power-scalable sampling (up to 50 kS/s/channel), wide configuration range (9-bit) for programmable gain and bandwidth, and 5-bit site selection capability (selecting 16 out of 128 sites). The implemented front-end module has achieved a reduction in noise-energy-area product by a factor of 5-25 times as compared to the state-of-the-art analog front-end approaches reported to date.

UR - http://www.scopus.com/inward/record.url?scp=84870485502&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84870485502&partnerID=8YFLogxK

U2 - 10.1109/TBCAS.2012.2218105

DO - 10.1109/TBCAS.2012.2218105

M3 - Article

C2 - 23853227

AN - SCOPUS:84870485502

VL - 6

SP - 403

EP - 413

JO - IEEE Transactions on Biomedical Circuits and Systems

JF - IEEE Transactions on Biomedical Circuits and Systems

SN - 1932-4545

IS - 5

M1 - 6334433

ER -