A 41μW 16MS/s 99.2dB-SFDR Capacitively Degenerated Dynamic Amplifier with Nonlinear-Slope-Factor Compensation

Yunhong Kim, Sungsik Park, Seungwoo Song, Sangwoo Lee, Moonhyung Jang, Changuk Lee, Youngcheol Chae

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The amplifiers used to improve the noise performance in analog front-ends and ADCs must have sufficiently low noise and high linearity to achieve overall system performance targets. Achieving the target noise level requires a certain amount of power, but nonlinearity can be improved by analog or digital techniques. Residue amplifiers used in pipelined ADCs have been improved to dissipate low power, preserving their linearity. Traditionally, closed-loop amplifiers with high open loop-gain are used for the residue amplifiers [1], but they require static current, thus degrading power efficiency. To improve the power efficiency of the residue amplifier, dynamic amplifiers have been investigated [2], [4], which allow using only the required bandwidth, thus minimizing the power consumption for a given noise requirement. However, a dynamic amplifier requires digital calibration to compensate for the nonlinearity, increasing the design complexity and limiting the robustness to PVT variations [2], [3].

Original languageEnglish
Title of host publication2020 IEEE International Solid-State Circuits Conference, ISSCC 2020
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages358-360
Number of pages3
ISBN (Electronic)9781728132044
DOIs
Publication statusPublished - 2020 Feb
Event2020 IEEE International Solid-State Circuits Conference, ISSCC 2020 - San Francisco, United States
Duration: 2020 Feb 162020 Feb 20

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume2020-February
ISSN (Print)0193-6530

Conference

Conference2020 IEEE International Solid-State Circuits Conference, ISSCC 2020
CountryUnited States
CitySan Francisco
Period20/2/1620/2/20

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 41μW 16MS/s 99.2dB-SFDR Capacitively Degenerated Dynamic Amplifier with Nonlinear-Slope-Factor Compensation'. Together they form a unique fingerprint.

  • Cite this

    Kim, Y., Park, S., Song, S., Lee, S., Jang, M., Lee, C., & Chae, Y. (2020). A 41μW 16MS/s 99.2dB-SFDR Capacitively Degenerated Dynamic Amplifier with Nonlinear-Slope-Factor Compensation. In 2020 IEEE International Solid-State Circuits Conference, ISSCC 2020 (pp. 358-360). [9062982] (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 2020-February). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC19947.2020.9062982