A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms

Wang Soo Kim, Chang Kyung Seong, Woo Young Choi

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

We demonstrate a new type of adaptive continuous-time linear equalizer (CTLE) based on asynchronous undersampling histograms. Our CTLE automatically selects the optimal equalizing filter coefficient among several predetermined values by searching for the coefficient that produces the largest peak value in histograms obtained with asynchronous undersampling. This scheme is simple and robust and does not require clock synchronization for its operation. A prototype chip realized in 0.13-μm CMOS technology successfully achieves equalization for 5.4-Gbit/s 2 31 - 1 pseudorandom bit sequence data through 40-, 80-, and 120-cm PCB traces and 3-m DisplayPort cable. In addition, we present the results of statistical analysis with which we verify the reliability of our scheme for various sample sizes. The results of this analysis are confirmed with experimental data.

Original languageEnglish
Article number6287563
Pages (from-to)553-557
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume59
Issue number9
DOIs
Publication statusPublished - 2012 Sep 5

Fingerprint

Equalizers
Polychlorinated biphenyls
Clocks
Statistical methods
Synchronization
Cables

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{5b9c4519800f49f7a077d0a3d2de7970,
title = "A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms",
abstract = "We demonstrate a new type of adaptive continuous-time linear equalizer (CTLE) based on asynchronous undersampling histograms. Our CTLE automatically selects the optimal equalizing filter coefficient among several predetermined values by searching for the coefficient that produces the largest peak value in histograms obtained with asynchronous undersampling. This scheme is simple and robust and does not require clock synchronization for its operation. A prototype chip realized in 0.13-μm CMOS technology successfully achieves equalization for 5.4-Gbit/s 2 31 - 1 pseudorandom bit sequence data through 40-, 80-, and 120-cm PCB traces and 3-m DisplayPort cable. In addition, we present the results of statistical analysis with which we verify the reliability of our scheme for various sample sizes. The results of this analysis are confirmed with experimental data.",
author = "Kim, {Wang Soo} and Seong, {Chang Kyung} and Choi, {Woo Young}",
year = "2012",
month = "9",
day = "5",
doi = "10.1109/TCSII.2012.2208671",
language = "English",
volume = "59",
pages = "553--557",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms. / Kim, Wang Soo; Seong, Chang Kyung; Choi, Woo Young.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 59, No. 9, 6287563, 05.09.2012, p. 553-557.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms

AU - Kim, Wang Soo

AU - Seong, Chang Kyung

AU - Choi, Woo Young

PY - 2012/9/5

Y1 - 2012/9/5

N2 - We demonstrate a new type of adaptive continuous-time linear equalizer (CTLE) based on asynchronous undersampling histograms. Our CTLE automatically selects the optimal equalizing filter coefficient among several predetermined values by searching for the coefficient that produces the largest peak value in histograms obtained with asynchronous undersampling. This scheme is simple and robust and does not require clock synchronization for its operation. A prototype chip realized in 0.13-μm CMOS technology successfully achieves equalization for 5.4-Gbit/s 2 31 - 1 pseudorandom bit sequence data through 40-, 80-, and 120-cm PCB traces and 3-m DisplayPort cable. In addition, we present the results of statistical analysis with which we verify the reliability of our scheme for various sample sizes. The results of this analysis are confirmed with experimental data.

AB - We demonstrate a new type of adaptive continuous-time linear equalizer (CTLE) based on asynchronous undersampling histograms. Our CTLE automatically selects the optimal equalizing filter coefficient among several predetermined values by searching for the coefficient that produces the largest peak value in histograms obtained with asynchronous undersampling. This scheme is simple and robust and does not require clock synchronization for its operation. A prototype chip realized in 0.13-μm CMOS technology successfully achieves equalization for 5.4-Gbit/s 2 31 - 1 pseudorandom bit sequence data through 40-, 80-, and 120-cm PCB traces and 3-m DisplayPort cable. In addition, we present the results of statistical analysis with which we verify the reliability of our scheme for various sample sizes. The results of this analysis are confirmed with experimental data.

UR - http://www.scopus.com/inward/record.url?scp=84866480050&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866480050&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2012.2208671

DO - 10.1109/TCSII.2012.2208671

M3 - Article

AN - SCOPUS:84866480050

VL - 59

SP - 553

EP - 557

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 9

M1 - 6287563

ER -