A 6.4-to-32Gb/s 0.96pJ/b Referenceless CDR Employing ML-Inspired Stochastic Phase-Frequency Detection Technique in 40nm CMOS

Kwanseo Park, Minkyo Shim, Han Gon Ko, Deog Kyoon Jeong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

Continuous-rate referenceless clock and data recovery (CDR) circuits are capable of operating over a wide range of data rates in multiple standards. To achieve wide-range operation without an external reference clock, several frequency detection techniques are presented [1]-[5]. However, most of the previous techniques require considerable hardware and power overhead to obtain information for frequency detection. It leads to a performance tradeoff between capture range, lock time, and power consumption. As well as the performance aspects, they rarely address significant concerns such as compatibility with the conventional CDR architecture, transition from phase locking to frequency locking, and harmonic locking. In this work, a referenceless CDR employing a stochastic phase-frequency detection technique is proposed. While the proposed CDR architecture is almost similar to the conventional bang-bang CDR, it achieves an unlimited frequency detection capability by adopting a machine learning (ML)-inspired design procedure. The design procedure finds optimal weights for both phase and frequency detection utilizing the same information as the bang-bang phase detector (BBPD). As a result, the proposed technique achieves low-power, wide-range operation with minimal hardware overhead while overcoming the conventional logical approaches. Moreover, a robust operation without the transition and harmonic locking issues is obtained.

Original languageEnglish
Title of host publication2020 IEEE International Solid-State Circuits Conference, ISSCC 2020
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages124-126
Number of pages3
ISBN (Electronic)9781728132044
DOIs
Publication statusPublished - 2020 Feb
Event2020 IEEE International Solid-State Circuits Conference, ISSCC 2020 - San Francisco, United States
Duration: 2020 Feb 162020 Feb 20

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume2020-February
ISSN (Print)0193-6530

Conference

Conference2020 IEEE International Solid-State Circuits Conference, ISSCC 2020
Country/TerritoryUnited States
CitySan Francisco
Period20/2/1620/2/20

Bibliographical note

Publisher Copyright:
© 2020 IEEE.

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 6.4-to-32Gb/s 0.96pJ/b Referenceless CDR Employing ML-Inspired Stochastic Phase-Frequency Detection Technique in 40nm CMOS'. Together they form a unique fingerprint.

Cite this