This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based on the square-law characteristic of MOS transistors in saturation region. Experimental results for 2 μm CMOS technology are provided.
All Science Journal Classification (ASJC) codes
- Signal Processing
- Hardware and Architecture
- Surfaces, Coatings and Films