TY - GEN
T1 - A CMOS image rejection mixer for DAB/DMB Low-IF tuner IC exhibiting 41dB adjacent channel rejection ratio
AU - Cho, Youngho
AU - Kim, Bonkee
AU - Kim, Tae Wook
AU - Jeong, Min Su
AU - Lee, Jung Hwan
AU - Kim, Seyeob
AU - Kim, Bo Eun
PY - 2005/1/1
Y1 - 2005/1/1
N2 - The image rejection mixer for Digital Audio Broadcasting and Digital Multimedia Broadcasting (DAB/DMB) is described. The mixer is implemented in a 0.18μm six-layer metal CMOS process and occupies a 2.25mm2. To obtain the ultimate level of image rejection without additional tuning, the double quadrature architecture is used and to linearize the RF buffer, differential transconductance linearization technique is used [6]. The fabricated mixer exhibits 65 dB image rejection ratio, 41dB adjacent channel rejection ratio, 100 kHz ∼ 1.65MHz image rejection bandwidth, 16dB gain, 35dBmV input-referred third order intercept point (IIP3), and 15mA current consumption from 1.8V supply.
AB - The image rejection mixer for Digital Audio Broadcasting and Digital Multimedia Broadcasting (DAB/DMB) is described. The mixer is implemented in a 0.18μm six-layer metal CMOS process and occupies a 2.25mm2. To obtain the ultimate level of image rejection without additional tuning, the double quadrature architecture is used and to linearize the RF buffer, differential transconductance linearization technique is used [6]. The fabricated mixer exhibits 65 dB image rejection ratio, 41dB adjacent channel rejection ratio, 100 kHz ∼ 1.65MHz image rejection bandwidth, 16dB gain, 35dBmV input-referred third order intercept point (IIP3), and 15mA current consumption from 1.8V supply.
UR - http://www.scopus.com/inward/record.url?scp=34250780575&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34250780575&partnerID=8YFLogxK
U2 - 10.1109/ASSCC.2005.251765
DO - 10.1109/ASSCC.2005.251765
M3 - Conference contribution
SN - 0780391624
SN - 9780780391628
T3 - 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005
SP - 461
EP - 464
BT - 2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005
PB - IEEE Computer Society
T2 - 1st IEEE Asian Solid-State Circuits Conference, ASSCC 2005
Y2 - 1 November 2005 through 3 November 2005
ER -