A cost-effective demosaicked image enhancement for a single chip CMOS image sensor

Wonjae Lee, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A cost-effective demosaicked image enhancement method for a single chip CMOS (Complementary Metal Oxide Semiconductor) image sensor which has on-chip ISP (Image Signal Processor) is introduced. CMOS image sensors are becoming popular, because various circuits can be integrated with it into a single chip. In a single chip CMOS image sensor for handheld devices which requires low power consumption, ISP has to be implemented to small size while maintaining the high performance. Demosaicking and image enhancing are the largest blocks in the ISP, because they need some line memories. In this paper, we propose a new method to minimize the number of line memory. In the proposed method, contrast enhancement is done using the buffered data for demosaicking. The green channel is used instead of luminance. Experimental results indicate that the proposed approach enhances the image quality without additional line memories. The proposed method is implemented on FPGA chip in real time mode, and performed successfully.

Original languageEnglish
Title of host publicationSiPS 2005
Subtitle of host publicationIEEE Workshop on Signal Processing Systems - Design and Implementation, Proceedings
Pages148-153
Number of pages6
DOIs
Publication statusPublished - 2005 Dec 1
EventSiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation - Athens, Greece
Duration: 2005 Nov 22005 Nov 4

Publication series

NameIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
Volume2005
ISSN (Print)1520-6130

Other

OtherSiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation
CountryGreece
CityAthens
Period05/11/205/11/4

Fingerprint

Image enhancement
Image sensors
Data storage equipment
Metals
Costs
Image quality
Field programmable gate arrays (FPGA)
Luminance
Electric power utilization
Networks (circuits)
Oxide semiconductors

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Signal Processing

Cite this

Lee, W., & Kim, J. (2005). A cost-effective demosaicked image enhancement for a single chip CMOS image sensor. In SiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation, Proceedings (pp. 148-153). [1579855] (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation; Vol. 2005). https://doi.org/10.1109/SIPS.2005.1579855
Lee, Wonjae ; Kim, Jaeseok. / A cost-effective demosaicked image enhancement for a single chip CMOS image sensor. SiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation, Proceedings. 2005. pp. 148-153 (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation).
@inproceedings{90de6427117747a99099f6c70f275628,
title = "A cost-effective demosaicked image enhancement for a single chip CMOS image sensor",
abstract = "A cost-effective demosaicked image enhancement method for a single chip CMOS (Complementary Metal Oxide Semiconductor) image sensor which has on-chip ISP (Image Signal Processor) is introduced. CMOS image sensors are becoming popular, because various circuits can be integrated with it into a single chip. In a single chip CMOS image sensor for handheld devices which requires low power consumption, ISP has to be implemented to small size while maintaining the high performance. Demosaicking and image enhancing are the largest blocks in the ISP, because they need some line memories. In this paper, we propose a new method to minimize the number of line memory. In the proposed method, contrast enhancement is done using the buffered data for demosaicking. The green channel is used instead of luminance. Experimental results indicate that the proposed approach enhances the image quality without additional line memories. The proposed method is implemented on FPGA chip in real time mode, and performed successfully.",
author = "Wonjae Lee and Jaeseok Kim",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/SIPS.2005.1579855",
language = "English",
isbn = "0780393341",
series = "IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",
pages = "148--153",
booktitle = "SiPS 2005",

}

Lee, W & Kim, J 2005, A cost-effective demosaicked image enhancement for a single chip CMOS image sensor. in SiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation, Proceedings., 1579855, IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, vol. 2005, pp. 148-153, SiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation, Athens, Greece, 05/11/2. https://doi.org/10.1109/SIPS.2005.1579855

A cost-effective demosaicked image enhancement for a single chip CMOS image sensor. / Lee, Wonjae; Kim, Jaeseok.

SiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation, Proceedings. 2005. p. 148-153 1579855 (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation; Vol. 2005).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A cost-effective demosaicked image enhancement for a single chip CMOS image sensor

AU - Lee, Wonjae

AU - Kim, Jaeseok

PY - 2005/12/1

Y1 - 2005/12/1

N2 - A cost-effective demosaicked image enhancement method for a single chip CMOS (Complementary Metal Oxide Semiconductor) image sensor which has on-chip ISP (Image Signal Processor) is introduced. CMOS image sensors are becoming popular, because various circuits can be integrated with it into a single chip. In a single chip CMOS image sensor for handheld devices which requires low power consumption, ISP has to be implemented to small size while maintaining the high performance. Demosaicking and image enhancing are the largest blocks in the ISP, because they need some line memories. In this paper, we propose a new method to minimize the number of line memory. In the proposed method, contrast enhancement is done using the buffered data for demosaicking. The green channel is used instead of luminance. Experimental results indicate that the proposed approach enhances the image quality without additional line memories. The proposed method is implemented on FPGA chip in real time mode, and performed successfully.

AB - A cost-effective demosaicked image enhancement method for a single chip CMOS (Complementary Metal Oxide Semiconductor) image sensor which has on-chip ISP (Image Signal Processor) is introduced. CMOS image sensors are becoming popular, because various circuits can be integrated with it into a single chip. In a single chip CMOS image sensor for handheld devices which requires low power consumption, ISP has to be implemented to small size while maintaining the high performance. Demosaicking and image enhancing are the largest blocks in the ISP, because they need some line memories. In this paper, we propose a new method to minimize the number of line memory. In the proposed method, contrast enhancement is done using the buffered data for demosaicking. The green channel is used instead of luminance. Experimental results indicate that the proposed approach enhances the image quality without additional line memories. The proposed method is implemented on FPGA chip in real time mode, and performed successfully.

UR - http://www.scopus.com/inward/record.url?scp=33846983525&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33846983525&partnerID=8YFLogxK

U2 - 10.1109/SIPS.2005.1579855

DO - 10.1109/SIPS.2005.1579855

M3 - Conference contribution

AN - SCOPUS:33846983525

SN - 0780393341

SN - 9780780393349

T3 - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

SP - 148

EP - 153

BT - SiPS 2005

ER -

Lee W, Kim J. A cost-effective demosaicked image enhancement for a single chip CMOS image sensor. In SiPS 2005: IEEE Workshop on Signal Processing Systems - Design and Implementation, Proceedings. 2005. p. 148-153. 1579855. (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation). https://doi.org/10.1109/SIPS.2005.1579855