A delay test architecture for TSV with resistive open defects in 3-D stacked memories

Hyungsu Sung, Keewon Cho, Kunsang Yoon, Sungho Kang

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

The limits of technology scaling for smaller chip size, higher performance, and lower power consumption are being reached. For this reason, the memory semiconductor industry is searching for new technology. 3-D stacked memory using through-silicon via (TSV) has been considered as a promising solution for overcoming this challenge. However, to guarantee quality and yield for mass production of 3-D stacked memories, effective test techniques for TSV are required. In this paper, a new test architecture for testing TSVs in 3-D stacked memories is proposed. By comparing voltage changes generated due to resistive open defects with a reference voltage applied externally, the test circuit estimates delay across the TSV. This allows the possibility of a delay test with low-frequency test equipment. Experimental results demonstrate that the proposed test architecture can be effective in the testing of TSV with resistive open defects, and have lower area overhead and lower peak current consumption.

Original languageEnglish
Article number6674065
Pages (from-to)2380-2387
Number of pages8
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume22
Issue number11
DOIs
Publication statusPublished - 2014 Nov 1

Fingerprint

Data storage equipment
Silicon
Defects
Delay circuits
Testing
Electric potential
Electric power utilization
Semiconductor materials
Industry

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{8bb2874c81fd466689967e2819bf9576,
title = "A delay test architecture for TSV with resistive open defects in 3-D stacked memories",
abstract = "The limits of technology scaling for smaller chip size, higher performance, and lower power consumption are being reached. For this reason, the memory semiconductor industry is searching for new technology. 3-D stacked memory using through-silicon via (TSV) has been considered as a promising solution for overcoming this challenge. However, to guarantee quality and yield for mass production of 3-D stacked memories, effective test techniques for TSV are required. In this paper, a new test architecture for testing TSVs in 3-D stacked memories is proposed. By comparing voltage changes generated due to resistive open defects with a reference voltage applied externally, the test circuit estimates delay across the TSV. This allows the possibility of a delay test with low-frequency test equipment. Experimental results demonstrate that the proposed test architecture can be effective in the testing of TSV with resistive open defects, and have lower area overhead and lower peak current consumption.",
author = "Hyungsu Sung and Keewon Cho and Kunsang Yoon and Sungho Kang",
year = "2014",
month = "11",
day = "1",
doi = "10.1109/TVLSI.2013.2289964",
language = "English",
volume = "22",
pages = "2380--2387",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

A delay test architecture for TSV with resistive open defects in 3-D stacked memories. / Sung, Hyungsu; Cho, Keewon; Yoon, Kunsang; Kang, Sungho.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 11, 6674065, 01.11.2014, p. 2380-2387.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A delay test architecture for TSV with resistive open defects in 3-D stacked memories

AU - Sung, Hyungsu

AU - Cho, Keewon

AU - Yoon, Kunsang

AU - Kang, Sungho

PY - 2014/11/1

Y1 - 2014/11/1

N2 - The limits of technology scaling for smaller chip size, higher performance, and lower power consumption are being reached. For this reason, the memory semiconductor industry is searching for new technology. 3-D stacked memory using through-silicon via (TSV) has been considered as a promising solution for overcoming this challenge. However, to guarantee quality and yield for mass production of 3-D stacked memories, effective test techniques for TSV are required. In this paper, a new test architecture for testing TSVs in 3-D stacked memories is proposed. By comparing voltage changes generated due to resistive open defects with a reference voltage applied externally, the test circuit estimates delay across the TSV. This allows the possibility of a delay test with low-frequency test equipment. Experimental results demonstrate that the proposed test architecture can be effective in the testing of TSV with resistive open defects, and have lower area overhead and lower peak current consumption.

AB - The limits of technology scaling for smaller chip size, higher performance, and lower power consumption are being reached. For this reason, the memory semiconductor industry is searching for new technology. 3-D stacked memory using through-silicon via (TSV) has been considered as a promising solution for overcoming this challenge. However, to guarantee quality and yield for mass production of 3-D stacked memories, effective test techniques for TSV are required. In this paper, a new test architecture for testing TSVs in 3-D stacked memories is proposed. By comparing voltage changes generated due to resistive open defects with a reference voltage applied externally, the test circuit estimates delay across the TSV. This allows the possibility of a delay test with low-frequency test equipment. Experimental results demonstrate that the proposed test architecture can be effective in the testing of TSV with resistive open defects, and have lower area overhead and lower peak current consumption.

UR - http://www.scopus.com/inward/record.url?scp=84908454393&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84908454393&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2013.2289964

DO - 10.1109/TVLSI.2013.2289964

M3 - Article

VL - 22

SP - 2380

EP - 2387

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 11

M1 - 6674065

ER -