A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs

Yunho Jung, Jiho Kim, Seungpyo Noh, Hongil Yoon, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.

Original languageEnglish
Title of host publicationProceedings of the IEEE 2005 Custom Integrated Circuits Conference
Pages80-83
Number of pages4
Volume2005
DOIs
Publication statusPublished - 2005 Dec 1
EventIEEE 2005 Custom Integrated Circuits Conference - San Jose, CA, United States
Duration: 2005 Sep 182005 Sep 21

Other

OtherIEEE 2005 Custom Integrated Circuits Conference
CountryUnited States
CitySan Jose, CA
Period05/9/1805/9/21

Fingerprint

MIMO systems
Local area networks
Orthogonal frequency division multiplexing
Wireless local area networks (WLAN)
Decoding
Transistors

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Jung, Y., Kim, J., Noh, S., Yoon, H., & Kim, J. (2005). A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference (Vol. 2005, pp. 80-83). [1568613] https://doi.org/10.1109/CICC.2005.1568613
Jung, Yunho ; Kim, Jiho ; Noh, Seungpyo ; Yoon, Hongil ; Kim, Jaeseok. / A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Vol. 2005 2005. pp. 80-83
@inproceedings{4bee1938272844aa8a7239e28d69854e,
title = "A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs",
abstract = "In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 {\%} packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.",
author = "Yunho Jung and Jiho Kim and Seungpyo Noh and Hongil Yoon and Jaeseok Kim",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/CICC.2005.1568613",
language = "English",
isbn = "0780390237",
volume = "2005",
pages = "80--83",
booktitle = "Proceedings of the IEEE 2005 Custom Integrated Circuits Conference",

}

Jung, Y, Kim, J, Noh, S, Yoon, H & Kim, J 2005, A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. in Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. vol. 2005, 1568613, pp. 80-83, IEEE 2005 Custom Integrated Circuits Conference, San Jose, CA, United States, 05/9/18. https://doi.org/10.1109/CICC.2005.1568613

A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. / Jung, Yunho; Kim, Jiho; Noh, Seungpyo; Yoon, Hongil; Kim, Jaeseok.

Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Vol. 2005 2005. p. 80-83 1568613.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs

AU - Jung, Yunho

AU - Kim, Jiho

AU - Noh, Seungpyo

AU - Yoon, Hongil

AU - Kim, Jaeseok

PY - 2005/12/1

Y1 - 2005/12/1

N2 - In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.

AB - In this paper, we present the implementation results of a digital 120Mb/s MIMO-OFDM wireless LAN (WLAN) base-band processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM (SFBC-OFDM) and space division multiplexed OFDM (SDM-OFDM). From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a SNR of 1.8-27 dB for transmission modes at 10 % packet error rate (PER), and the chip is implemented with 4.8M transistors in 3.9×3.9 mm2 using 0.18μm CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=33847140656&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33847140656&partnerID=8YFLogxK

U2 - 10.1109/CICC.2005.1568613

DO - 10.1109/CICC.2005.1568613

M3 - Conference contribution

AN - SCOPUS:33847140656

SN - 0780390237

SN - 9780780390232

VL - 2005

SP - 80

EP - 83

BT - Proceedings of the IEEE 2005 Custom Integrated Circuits Conference

ER -

Jung Y, Kim J, Noh S, Yoon H, Kim J. A digital 120Mb/s MIMO-OFDM baseband processor for high speed wireless LANs. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference. Vol. 2005. 2005. p. 80-83. 1568613 https://doi.org/10.1109/CICC.2005.1568613