A DLL based clock generator for low-power mobile SoCs

Kyung Ho Ryu, Dong Hun Jung, Seong Ook Jung

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

In this paper, a delay locked loop (DLL) based clock generator is proposed. In this DLL, a dual edge triggered phase detector (DET-PD) with a high phase detector gain, a wide phase capture range, and a reduced reset time is proposed in order to achieve fast lock speed without degrading the loop stability. To resolve the static phase offset problem of previous DET-PDs, a feedback based duty cycle controller is proposed. A high speed frequency multiplier is also proposed in order to achieve a high operating frequency and a wide operating range. The proposed DET-PD shows a 4.19 ps static phase offset at a typical corner, which is 10.5 times better than that of the conventional DET-PD based DLL, and shows a 2.36 - 2.51 times improved lock speed compared with a single edge triggered phase detector (SET-PD) based DLL. Also, the proposed clock generator achieves an operating range of 150 MHz - 2 GHz and frequency multiplication factor of x1 - x8.

Original languageEnglish
Article number5606351
Pages (from-to)1950-1956
Number of pages7
JournalIEEE Transactions on Consumer Electronics
Volume56
Issue number3
DOIs
Publication statusPublished - 2010 Aug 1

Fingerprint

Clocks
Detectors
Frequency multiplying circuits
Feedback
Controllers

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

Ryu, Kyung Ho ; Jung, Dong Hun ; Jung, Seong Ook. / A DLL based clock generator for low-power mobile SoCs. In: IEEE Transactions on Consumer Electronics. 2010 ; Vol. 56, No. 3. pp. 1950-1956.
@article{7ad310d2e53145cfb7e5c483bd8de3a9,
title = "A DLL based clock generator for low-power mobile SoCs",
abstract = "In this paper, a delay locked loop (DLL) based clock generator is proposed. In this DLL, a dual edge triggered phase detector (DET-PD) with a high phase detector gain, a wide phase capture range, and a reduced reset time is proposed in order to achieve fast lock speed without degrading the loop stability. To resolve the static phase offset problem of previous DET-PDs, a feedback based duty cycle controller is proposed. A high speed frequency multiplier is also proposed in order to achieve a high operating frequency and a wide operating range. The proposed DET-PD shows a 4.19 ps static phase offset at a typical corner, which is 10.5 times better than that of the conventional DET-PD based DLL, and shows a 2.36 - 2.51 times improved lock speed compared with a single edge triggered phase detector (SET-PD) based DLL. Also, the proposed clock generator achieves an operating range of 150 MHz - 2 GHz and frequency multiplication factor of x1 - x8.",
author = "Ryu, {Kyung Ho} and Jung, {Dong Hun} and Jung, {Seong Ook}",
year = "2010",
month = "8",
day = "1",
doi = "10.1109/TCE.2010.5606351",
language = "English",
volume = "56",
pages = "1950--1956",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

A DLL based clock generator for low-power mobile SoCs. / Ryu, Kyung Ho; Jung, Dong Hun; Jung, Seong Ook.

In: IEEE Transactions on Consumer Electronics, Vol. 56, No. 3, 5606351, 01.08.2010, p. 1950-1956.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A DLL based clock generator for low-power mobile SoCs

AU - Ryu, Kyung Ho

AU - Jung, Dong Hun

AU - Jung, Seong Ook

PY - 2010/8/1

Y1 - 2010/8/1

N2 - In this paper, a delay locked loop (DLL) based clock generator is proposed. In this DLL, a dual edge triggered phase detector (DET-PD) with a high phase detector gain, a wide phase capture range, and a reduced reset time is proposed in order to achieve fast lock speed without degrading the loop stability. To resolve the static phase offset problem of previous DET-PDs, a feedback based duty cycle controller is proposed. A high speed frequency multiplier is also proposed in order to achieve a high operating frequency and a wide operating range. The proposed DET-PD shows a 4.19 ps static phase offset at a typical corner, which is 10.5 times better than that of the conventional DET-PD based DLL, and shows a 2.36 - 2.51 times improved lock speed compared with a single edge triggered phase detector (SET-PD) based DLL. Also, the proposed clock generator achieves an operating range of 150 MHz - 2 GHz and frequency multiplication factor of x1 - x8.

AB - In this paper, a delay locked loop (DLL) based clock generator is proposed. In this DLL, a dual edge triggered phase detector (DET-PD) with a high phase detector gain, a wide phase capture range, and a reduced reset time is proposed in order to achieve fast lock speed without degrading the loop stability. To resolve the static phase offset problem of previous DET-PDs, a feedback based duty cycle controller is proposed. A high speed frequency multiplier is also proposed in order to achieve a high operating frequency and a wide operating range. The proposed DET-PD shows a 4.19 ps static phase offset at a typical corner, which is 10.5 times better than that of the conventional DET-PD based DLL, and shows a 2.36 - 2.51 times improved lock speed compared with a single edge triggered phase detector (SET-PD) based DLL. Also, the proposed clock generator achieves an operating range of 150 MHz - 2 GHz and frequency multiplication factor of x1 - x8.

UR - http://www.scopus.com/inward/record.url?scp=78149265010&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78149265010&partnerID=8YFLogxK

U2 - 10.1109/TCE.2010.5606351

DO - 10.1109/TCE.2010.5606351

M3 - Article

AN - SCOPUS:78149265010

VL - 56

SP - 1950

EP - 1956

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 3

M1 - 5606351

ER -