A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory

Taehui Na, Jisu Kim, Jung Pill Kim, Seung H. Kang, Seongook Jung

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

Resistive nonvolatile memory (NVM) devices such as spin transfer torque random access memory (STT-RAM) and resistive random access memory are considered to be leading candidates for next-generation memory devices. With technology scaling, the sensing margin (SM) of the resistive NVM devices is significantly degraded because of increased process variation and decreased read current. In this brief, we propose an offset-canceling dual-stage sensing circuit (OCDS-SC) that has the two major advantages of offset voltage cancelation and double SM. Monte Carlo HSPICE simulation results using a 45-nm technology for STT-RAM show that the OCDS-SC achieves a read access yield of 99.93% for 32 Mb (6.6 sigma) with a read current of 15 μA and sensing time of 3.4 ns.

Original languageEnglish
Article number7206572
Pages (from-to)1109-1113
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume62
Issue number12
DOIs
Publication statusPublished - 2015 Dec 1

Fingerprint

Data storage equipment
Networks (circuits)
Torque
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{33dbcf8d735d4693b958ec717103e323,
title = "A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory",
abstract = "Resistive nonvolatile memory (NVM) devices such as spin transfer torque random access memory (STT-RAM) and resistive random access memory are considered to be leading candidates for next-generation memory devices. With technology scaling, the sensing margin (SM) of the resistive NVM devices is significantly degraded because of increased process variation and decreased read current. In this brief, we propose an offset-canceling dual-stage sensing circuit (OCDS-SC) that has the two major advantages of offset voltage cancelation and double SM. Monte Carlo HSPICE simulation results using a 45-nm technology for STT-RAM show that the OCDS-SC achieves a read access yield of 99.93{\%} for 32 Mb (6.6 sigma) with a read current of 15 μA and sensing time of 3.4 ns.",
author = "Taehui Na and Jisu Kim and Kim, {Jung Pill} and Kang, {Seung H.} and Seongook Jung",
year = "2015",
month = "12",
day = "1",
doi = "10.1109/TCSII.2015.2468993",
language = "English",
volume = "62",
pages = "1109--1113",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory. / Na, Taehui; Kim, Jisu; Kim, Jung Pill; Kang, Seung H.; Jung, Seongook.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 62, No. 12, 7206572, 01.12.2015, p. 1109-1113.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory

AU - Na, Taehui

AU - Kim, Jisu

AU - Kim, Jung Pill

AU - Kang, Seung H.

AU - Jung, Seongook

PY - 2015/12/1

Y1 - 2015/12/1

N2 - Resistive nonvolatile memory (NVM) devices such as spin transfer torque random access memory (STT-RAM) and resistive random access memory are considered to be leading candidates for next-generation memory devices. With technology scaling, the sensing margin (SM) of the resistive NVM devices is significantly degraded because of increased process variation and decreased read current. In this brief, we propose an offset-canceling dual-stage sensing circuit (OCDS-SC) that has the two major advantages of offset voltage cancelation and double SM. Monte Carlo HSPICE simulation results using a 45-nm technology for STT-RAM show that the OCDS-SC achieves a read access yield of 99.93% for 32 Mb (6.6 sigma) with a read current of 15 μA and sensing time of 3.4 ns.

AB - Resistive nonvolatile memory (NVM) devices such as spin transfer torque random access memory (STT-RAM) and resistive random access memory are considered to be leading candidates for next-generation memory devices. With technology scaling, the sensing margin (SM) of the resistive NVM devices is significantly degraded because of increased process variation and decreased read current. In this brief, we propose an offset-canceling dual-stage sensing circuit (OCDS-SC) that has the two major advantages of offset voltage cancelation and double SM. Monte Carlo HSPICE simulation results using a 45-nm technology for STT-RAM show that the OCDS-SC achieves a read access yield of 99.93% for 32 Mb (6.6 sigma) with a read current of 15 μA and sensing time of 3.4 ns.

UR - http://www.scopus.com/inward/record.url?scp=84961603868&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84961603868&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2015.2468993

DO - 10.1109/TCSII.2015.2468993

M3 - Article

AN - SCOPUS:84961603868

VL - 62

SP - 1109

EP - 1113

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 12

M1 - 7206572

ER -