A dynamic adaptive converter and management for PRAM-based main memory

In Sung Choi, Sung In Jang, Chang Hoon Oh, Charles C. Weems, Shin-Dug Kim

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

As DRAM-based main memory becomes a dominant factor in the energy consumption and cost of any computer system, new non-volatile memory technologies have been proposed to replace DRAMs. For example, PRAM is emerged as a leading alternative for main memory technology. However, the access latency of PRAM is significantly slower than that of DRAM and an interfacing converter is required to at least partly alleviate this latency difference. The interfacing converter sits between PRAM-based main memory and the last level of cache memory. In this paper, we present a proposed dynamic adaptive converter and its management scheme for PRAM-based main memory. In addition to overcoming long access latency, it provides enhanced endurance. The adaptive converter is composed of an aggressive streaming buffer to make better use of spatial locality by dynamically varying fetch size, a write buffer to improve endurance limit, and an adaptive filtering buffer to better utilize temporal locality. Our experimental results show that we can reduce buffer miss rate by about 59%, compared with using a single buffer structure with same space. Our approach also hides PRAM access latency more effectively. It improves the number of superblocks pre-fetched from main memory by 25%. Therefore, the converter shows its effectiveness comparable to a case with larger buffer space, without expending the extra power.

Original languageEnglish
Pages (from-to)554-561
Number of pages8
JournalMicroprocessors and Microsystems
Volume37
Issue number6-7
DOIs
Publication statusPublished - 2013 Jul 29

Fingerprint

Data storage equipment
Dynamic random access storage
Durability
Cache memory
Adaptive filtering
Computer systems
Energy utilization
Costs

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Networks and Communications
  • Artificial Intelligence

Cite this

Choi, In Sung ; Jang, Sung In ; Oh, Chang Hoon ; Weems, Charles C. ; Kim, Shin-Dug. / A dynamic adaptive converter and management for PRAM-based main memory. In: Microprocessors and Microsystems. 2013 ; Vol. 37, No. 6-7. pp. 554-561.
@article{d544c6c6b8774dfb9837111cf1bceb53,
title = "A dynamic adaptive converter and management for PRAM-based main memory",
abstract = "As DRAM-based main memory becomes a dominant factor in the energy consumption and cost of any computer system, new non-volatile memory technologies have been proposed to replace DRAMs. For example, PRAM is emerged as a leading alternative for main memory technology. However, the access latency of PRAM is significantly slower than that of DRAM and an interfacing converter is required to at least partly alleviate this latency difference. The interfacing converter sits between PRAM-based main memory and the last level of cache memory. In this paper, we present a proposed dynamic adaptive converter and its management scheme for PRAM-based main memory. In addition to overcoming long access latency, it provides enhanced endurance. The adaptive converter is composed of an aggressive streaming buffer to make better use of spatial locality by dynamically varying fetch size, a write buffer to improve endurance limit, and an adaptive filtering buffer to better utilize temporal locality. Our experimental results show that we can reduce buffer miss rate by about 59{\%}, compared with using a single buffer structure with same space. Our approach also hides PRAM access latency more effectively. It improves the number of superblocks pre-fetched from main memory by 25{\%}. Therefore, the converter shows its effectiveness comparable to a case with larger buffer space, without expending the extra power.",
author = "Choi, {In Sung} and Jang, {Sung In} and Oh, {Chang Hoon} and Weems, {Charles C.} and Shin-Dug Kim",
year = "2013",
month = "7",
day = "29",
doi = "10.1016/j.micpro.2013.06.006",
language = "English",
volume = "37",
pages = "554--561",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",
number = "6-7",

}

A dynamic adaptive converter and management for PRAM-based main memory. / Choi, In Sung; Jang, Sung In; Oh, Chang Hoon; Weems, Charles C.; Kim, Shin-Dug.

In: Microprocessors and Microsystems, Vol. 37, No. 6-7, 29.07.2013, p. 554-561.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A dynamic adaptive converter and management for PRAM-based main memory

AU - Choi, In Sung

AU - Jang, Sung In

AU - Oh, Chang Hoon

AU - Weems, Charles C.

AU - Kim, Shin-Dug

PY - 2013/7/29

Y1 - 2013/7/29

N2 - As DRAM-based main memory becomes a dominant factor in the energy consumption and cost of any computer system, new non-volatile memory technologies have been proposed to replace DRAMs. For example, PRAM is emerged as a leading alternative for main memory technology. However, the access latency of PRAM is significantly slower than that of DRAM and an interfacing converter is required to at least partly alleviate this latency difference. The interfacing converter sits between PRAM-based main memory and the last level of cache memory. In this paper, we present a proposed dynamic adaptive converter and its management scheme for PRAM-based main memory. In addition to overcoming long access latency, it provides enhanced endurance. The adaptive converter is composed of an aggressive streaming buffer to make better use of spatial locality by dynamically varying fetch size, a write buffer to improve endurance limit, and an adaptive filtering buffer to better utilize temporal locality. Our experimental results show that we can reduce buffer miss rate by about 59%, compared with using a single buffer structure with same space. Our approach also hides PRAM access latency more effectively. It improves the number of superblocks pre-fetched from main memory by 25%. Therefore, the converter shows its effectiveness comparable to a case with larger buffer space, without expending the extra power.

AB - As DRAM-based main memory becomes a dominant factor in the energy consumption and cost of any computer system, new non-volatile memory technologies have been proposed to replace DRAMs. For example, PRAM is emerged as a leading alternative for main memory technology. However, the access latency of PRAM is significantly slower than that of DRAM and an interfacing converter is required to at least partly alleviate this latency difference. The interfacing converter sits between PRAM-based main memory and the last level of cache memory. In this paper, we present a proposed dynamic adaptive converter and its management scheme for PRAM-based main memory. In addition to overcoming long access latency, it provides enhanced endurance. The adaptive converter is composed of an aggressive streaming buffer to make better use of spatial locality by dynamically varying fetch size, a write buffer to improve endurance limit, and an adaptive filtering buffer to better utilize temporal locality. Our experimental results show that we can reduce buffer miss rate by about 59%, compared with using a single buffer structure with same space. Our approach also hides PRAM access latency more effectively. It improves the number of superblocks pre-fetched from main memory by 25%. Therefore, the converter shows its effectiveness comparable to a case with larger buffer space, without expending the extra power.

UR - http://www.scopus.com/inward/record.url?scp=84885951433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84885951433&partnerID=8YFLogxK

U2 - 10.1016/j.micpro.2013.06.006

DO - 10.1016/j.micpro.2013.06.006

M3 - Article

VL - 37

SP - 554

EP - 561

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

IS - 6-7

ER -