A dynamic TLB management structure to support different page sizes

Jung Hoon Lee, Jang Soo Lee, Shin-Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Translation look-aside buffers (TLBs) are small caches to speed-up address translation in processors with virtual memory. There are many methods for improving TLB performance, such as increasing the number of entries in TLB and supporting large page or multiple page sizes. The best way is to support multiple page sizes, but any operating system doesn't support multiple page sizes in user mode. Also software must select a proper page-size assignment policy to take advantage of the larger pages. So, we propose a new structure of TLB supporting two pages to obtain the effect of multiple page sizes with high performance and at low cost without operating system support. According to result of comparison and analysis, the proposed method with fewer entries results in similar performance compared with the conventional TLB with many entries. Also in the case of same area size, it is shown that miss ratio of the proposed TLB can be reduced by as much as 90% comparing with conventional fully-associative TLB.

Original languageEnglish
Title of host publicationProceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages299-302
Number of pages4
ISBN (Electronic)0780364708, 9780780364707
DOIs
Publication statusPublished - 2000 Jan 1
Event2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000 - Cheju, Korea, Republic of
Duration: 2000 Aug 282000 Aug 30

Publication series

NameProceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000

Other

Other2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000
CountryKorea, Republic of
CityCheju
Period00/8/2800/8/30

Fingerprint

Data storage equipment
Costs

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lee, J. H., Lee, J. S., & Kim, S-D. (2000). A dynamic TLB management structure to support different page sizes. In Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000 (pp. 299-302). [896967] (Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APASIC.2000.896967
Lee, Jung Hoon ; Lee, Jang Soo ; Kim, Shin-Dug. / A dynamic TLB management structure to support different page sizes. Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000. Institute of Electrical and Electronics Engineers Inc., 2000. pp. 299-302 (Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000).
@inproceedings{21ca644e29374566bc1f27800b6750b2,
title = "A dynamic TLB management structure to support different page sizes",
abstract = "Translation look-aside buffers (TLBs) are small caches to speed-up address translation in processors with virtual memory. There are many methods for improving TLB performance, such as increasing the number of entries in TLB and supporting large page or multiple page sizes. The best way is to support multiple page sizes, but any operating system doesn't support multiple page sizes in user mode. Also software must select a proper page-size assignment policy to take advantage of the larger pages. So, we propose a new structure of TLB supporting two pages to obtain the effect of multiple page sizes with high performance and at low cost without operating system support. According to result of comparison and analysis, the proposed method with fewer entries results in similar performance compared with the conventional TLB with many entries. Also in the case of same area size, it is shown that miss ratio of the proposed TLB can be reduced by as much as 90{\%} comparing with conventional fully-associative TLB.",
author = "Lee, {Jung Hoon} and Lee, {Jang Soo} and Shin-Dug Kim",
year = "2000",
month = "1",
day = "1",
doi = "10.1109/APASIC.2000.896967",
language = "English",
series = "Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "299--302",
booktitle = "Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000",
address = "United States",

}

Lee, JH, Lee, JS & Kim, S-D 2000, A dynamic TLB management structure to support different page sizes. in Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000., 896967, Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000, Institute of Electrical and Electronics Engineers Inc., pp. 299-302, 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000, Cheju, Korea, Republic of, 00/8/28. https://doi.org/10.1109/APASIC.2000.896967

A dynamic TLB management structure to support different page sizes. / Lee, Jung Hoon; Lee, Jang Soo; Kim, Shin-Dug.

Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000. Institute of Electrical and Electronics Engineers Inc., 2000. p. 299-302 896967 (Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A dynamic TLB management structure to support different page sizes

AU - Lee, Jung Hoon

AU - Lee, Jang Soo

AU - Kim, Shin-Dug

PY - 2000/1/1

Y1 - 2000/1/1

N2 - Translation look-aside buffers (TLBs) are small caches to speed-up address translation in processors with virtual memory. There are many methods for improving TLB performance, such as increasing the number of entries in TLB and supporting large page or multiple page sizes. The best way is to support multiple page sizes, but any operating system doesn't support multiple page sizes in user mode. Also software must select a proper page-size assignment policy to take advantage of the larger pages. So, we propose a new structure of TLB supporting two pages to obtain the effect of multiple page sizes with high performance and at low cost without operating system support. According to result of comparison and analysis, the proposed method with fewer entries results in similar performance compared with the conventional TLB with many entries. Also in the case of same area size, it is shown that miss ratio of the proposed TLB can be reduced by as much as 90% comparing with conventional fully-associative TLB.

AB - Translation look-aside buffers (TLBs) are small caches to speed-up address translation in processors with virtual memory. There are many methods for improving TLB performance, such as increasing the number of entries in TLB and supporting large page or multiple page sizes. The best way is to support multiple page sizes, but any operating system doesn't support multiple page sizes in user mode. Also software must select a proper page-size assignment policy to take advantage of the larger pages. So, we propose a new structure of TLB supporting two pages to obtain the effect of multiple page sizes with high performance and at low cost without operating system support. According to result of comparison and analysis, the proposed method with fewer entries results in similar performance compared with the conventional TLB with many entries. Also in the case of same area size, it is shown that miss ratio of the proposed TLB can be reduced by as much as 90% comparing with conventional fully-associative TLB.

UR - http://www.scopus.com/inward/record.url?scp=85010228622&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010228622&partnerID=8YFLogxK

U2 - 10.1109/APASIC.2000.896967

DO - 10.1109/APASIC.2000.896967

M3 - Conference contribution

AN - SCOPUS:85010228622

T3 - Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000

SP - 299

EP - 302

BT - Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Lee JH, Lee JS, Kim S-D. A dynamic TLB management structure to support different page sizes. In Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000. Institute of Electrical and Electronics Engineers Inc. 2000. p. 299-302. 896967. (Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000). https://doi.org/10.1109/APASIC.2000.896967