A Family of Improved Dual-Buck DC-AC Inverters and Dual-Boost AC-DC Converters

Usman Ali Khan; Honnyong Cha; Jung Wook Park; Ashraf Ali Khan; Wilson Eberle

doi:10.1109/JESTPE.2019.2924489

A Family of Improved Dual-Buck DC-AC Inverters and Dual-Boost AC-DC Converters

Usman Ali Khan, Honnyong Cha, Jung Wook Park, Ashraf Ali Khan, Wilson Eberle

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

10 Citations (Scopus)

Abstract

Conventional cascaded dual-buck dc-ac inverters and dual-boost ac-dc converters can achieve high efficiency by using power MOSFETs without causing reverse recovery issues. In addition, these topologies can provide high reliability by eliminating shoot-through issues. As a result, dead-time in the switching signals can be eliminated and higher switching frequencies can be used. However, these topologies have a major and serious drawback of having more inductors in them and a high magnetic volume. This paper presents a family of improved dual-buck dc-ac inverters and dual-boost ac-dc converters with fewer inductors that can effectively mitigate the high magnetic volume and large number of inductors problems without adding any complexity to the control or hardware. The proposed dual-buck inverters (DBI) and dual-boost converters have all the aforementioned benefits of conventional DBIs and dual-boost converters, respectively. In addition, they reduce the magnetic volume, cost, and complexity of the circuit layout through the use of fewer inductors. To validate the feasibility of the proposed topologies, experimental results of the proposed 2-kW cascaded dual-buck dc-ac inverter with 310 V_dc input voltage and 420V_rms output voltage are provided.

Original language	English
Article number	8744365
Pages (from-to)	2930-2942
Number of pages	13
Journal	IEEE Journal of Emerging and Selected Topics in Power Electronics
Volume	8
Issue number	3
DOIs	https://doi.org/10.1109/JESTPE.2019.2924489
Publication status	Published - 2020 Sept

Bibliographical note

Funding Information:
Manuscript received December 25, 2018; revised April 11, 2019; accepted May 30, 2019. Date of publication June 24, 2019; date of current version August 4, 2020. This work was supported in part by the Korea Institute of Energy Technology Evaluation and Planning (KETEP), in part by the Ministry of Trade, Industry & Energy (MOTIE) of the Republic of Korea under Grant 20194030202310, and in part by the National Research Foundation of Korea funded by the Korean government under Grant 2016R1E1A1A-02920095. Recommended for publication by Associate Editor Gerry Moschopoulos. (Corresponding author: Honnyong Cha.) U. A. Khan and J.-W. Park are with the Department of Electrical and Electronics Engineering, Yonsei University, Seoul 03722, South Korea (e-mail: usman_705@ymail.com; jungpark@yonsei.ac.kr).

Publisher Copyright:
© 2013 IEEE.

All Science Journal Classification (ASJC) codes

Energy Engineering and Power Technology
Electrical and Electronic Engineering

Access to Document

10.1109/JESTPE.2019.2924489

Cite this

@article{9fcf71ffef9e4ea8b75e086fb21fca0c,

title = "A Family of Improved Dual-Buck DC-AC Inverters and Dual-Boost AC-DC Converters",

abstract = "Conventional cascaded dual-buck dc-ac inverters and dual-boost ac-dc converters can achieve high efficiency by using power MOSFETs without causing reverse recovery issues. In addition, these topologies can provide high reliability by eliminating shoot-through issues. As a result, dead-time in the switching signals can be eliminated and higher switching frequencies can be used. However, these topologies have a major and serious drawback of having more inductors in them and a high magnetic volume. This paper presents a family of improved dual-buck dc-ac inverters and dual-boost ac-dc converters with fewer inductors that can effectively mitigate the high magnetic volume and large number of inductors problems without adding any complexity to the control or hardware. The proposed dual-buck inverters (DBI) and dual-boost converters have all the aforementioned benefits of conventional DBIs and dual-boost converters, respectively. In addition, they reduce the magnetic volume, cost, and complexity of the circuit layout through the use of fewer inductors. To validate the feasibility of the proposed topologies, experimental results of the proposed 2-kW cascaded dual-buck dc-ac inverter with 310 Vdc input voltage and 420Vrms output voltage are provided.",

author = "Khan, {Usman Ali} and Honnyong Cha and Park, {Jung Wook} and Khan, {Ashraf Ali} and Wilson Eberle",

note = "Funding Information: Manuscript received December 25, 2018; revised April 11, 2019; accepted May 30, 2019. Date of publication June 24, 2019; date of current version August 4, 2020. This work was supported in part by the Korea Institute of Energy Technology Evaluation and Planning (KETEP), in part by the Ministry of Trade, Industry & Energy (MOTIE) of the Republic of Korea under Grant 20194030202310, and in part by the National Research Foundation of Korea funded by the Korean government under Grant 2016R1E1A1A-02920095. Recommended for publication by Associate Editor Gerry Moschopoulos. (Corresponding author: Honnyong Cha.) U. A. Khan and J.-W. Park are with the Department of Electrical and Electronics Engineering, Yonsei University, Seoul 03722, South Korea (e-mail: usman_705@ymail.com; jungpark@yonsei.ac.kr). Publisher Copyright: {\textcopyright} 2013 IEEE.",

year = "2020",

month = sep,

doi = "10.1109/JESTPE.2019.2924489",

language = "English",

volume = "8",

pages = "2930--2942",

journal = "IEEE Journal of Emerging and Selected Topics in Power Electronics",

issn = "2168-6777",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A Family of Improved Dual-Buck DC-AC Inverters and Dual-Boost AC-DC Converters

AU - Khan, Usman Ali

AU - Cha, Honnyong

AU - Park, Jung Wook

AU - Khan, Ashraf Ali

AU - Eberle, Wilson

N1 - Funding Information: Manuscript received December 25, 2018; revised April 11, 2019; accepted May 30, 2019. Date of publication June 24, 2019; date of current version August 4, 2020. This work was supported in part by the Korea Institute of Energy Technology Evaluation and Planning (KETEP), in part by the Ministry of Trade, Industry & Energy (MOTIE) of the Republic of Korea under Grant 20194030202310, and in part by the National Research Foundation of Korea funded by the Korean government under Grant 2016R1E1A1A-02920095. Recommended for publication by Associate Editor Gerry Moschopoulos. (Corresponding author: Honnyong Cha.) U. A. Khan and J.-W. Park are with the Department of Electrical and Electronics Engineering, Yonsei University, Seoul 03722, South Korea (e-mail: usman_705@ymail.com; jungpark@yonsei.ac.kr). Publisher Copyright: © 2013 IEEE.

PY - 2020/9

Y1 - 2020/9

N2 - Conventional cascaded dual-buck dc-ac inverters and dual-boost ac-dc converters can achieve high efficiency by using power MOSFETs without causing reverse recovery issues. In addition, these topologies can provide high reliability by eliminating shoot-through issues. As a result, dead-time in the switching signals can be eliminated and higher switching frequencies can be used. However, these topologies have a major and serious drawback of having more inductors in them and a high magnetic volume. This paper presents a family of improved dual-buck dc-ac inverters and dual-boost ac-dc converters with fewer inductors that can effectively mitigate the high magnetic volume and large number of inductors problems without adding any complexity to the control or hardware. The proposed dual-buck inverters (DBI) and dual-boost converters have all the aforementioned benefits of conventional DBIs and dual-boost converters, respectively. In addition, they reduce the magnetic volume, cost, and complexity of the circuit layout through the use of fewer inductors. To validate the feasibility of the proposed topologies, experimental results of the proposed 2-kW cascaded dual-buck dc-ac inverter with 310 Vdc input voltage and 420Vrms output voltage are provided.

AB - Conventional cascaded dual-buck dc-ac inverters and dual-boost ac-dc converters can achieve high efficiency by using power MOSFETs without causing reverse recovery issues. In addition, these topologies can provide high reliability by eliminating shoot-through issues. As a result, dead-time in the switching signals can be eliminated and higher switching frequencies can be used. However, these topologies have a major and serious drawback of having more inductors in them and a high magnetic volume. This paper presents a family of improved dual-buck dc-ac inverters and dual-boost ac-dc converters with fewer inductors that can effectively mitigate the high magnetic volume and large number of inductors problems without adding any complexity to the control or hardware. The proposed dual-buck inverters (DBI) and dual-boost converters have all the aforementioned benefits of conventional DBIs and dual-boost converters, respectively. In addition, they reduce the magnetic volume, cost, and complexity of the circuit layout through the use of fewer inductors. To validate the feasibility of the proposed topologies, experimental results of the proposed 2-kW cascaded dual-buck dc-ac inverter with 310 Vdc input voltage and 420Vrms output voltage are provided.

UR - http://www.scopus.com/inward/record.url?scp=85081106810&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85081106810&partnerID=8YFLogxK

U2 - 10.1109/JESTPE.2019.2924489

DO - 10.1109/JESTPE.2019.2924489

M3 - Article

AN - SCOPUS:85081106810

SN - 2168-6777

VL - 8

SP - 2930

EP - 2942

JO - IEEE Journal of Emerging and Selected Topics in Power Electronics

JF - IEEE Journal of Emerging and Selected Topics in Power Electronics

IS - 3

M1 - 8744365

ER -

A Family of Improved Dual-Buck DC-AC Inverters and Dual-Boost AC-DC Converters

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this