a flexible and expendable neuroimage processor architecture

Gunhee Han, Edgar Sánchez-Sinencio

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

An analog versatile neuroimage processor (VNIP) architecture is proposed here. VNIP can process various types of neural network and image processing structures, without any hardware modification. The structure allows unlimited expansion of network size and the compensation of process variation. The proff-of-concept chip is implemented, using a combination of continuous-time multiplier and switched-capacitor techniques. The throughput is 12 × 10 6 synapses/s · mm 2 and the energy consumption is 10 -9 J/synapse. A test chip was fabricated, using a 1.2-μm double-poly CMOS process and tested, verifying the flexibility and expandability of the architecture.

Original languageEnglish
Pages (from-to)1055-1063
Number of pages9
JournalIEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Volume46
Issue number9
DOIs
Publication statusPublished - 1999 Sep

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'a flexible and expendable neuroimage processor architecture'. Together they form a unique fingerprint.

  • Cite this