A floating point multiplier performing IEEE rounding and addition in parallel

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

In the conventional floating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware components for renormalization which may occur by an overflow from the rounding operation. A floating-point multiplier performing addition and IEEE rounding in parallel is designed by optimizing the operational flow based on the characteristics of floating point multiplication operation. A hardware model for the floating point multiplier is proposed and its operational model is algebraically analyzed in this research. The floating point multiplier proposed does not require any additional execution time nor any high speed adder for rounding operation. In addition, the renormalization step is not required because the rounding step is performed prior to the normalization operation. Thus, performance improvement and cost-effective design can be achieved by this approach.

Original languageEnglish
Pages (from-to)1195-1207
Number of pages13
JournalJournal of Systems Architecture
Volume45
Issue number14
DOIs
Publication statusPublished - 1999 Jan 1

Fingerprint

Adders
Hardware
Costs

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture

Cite this

@article{2d6927ec9fbc4ffaac100d133458c4f7,
title = "A floating point multiplier performing IEEE rounding and addition in parallel",
abstract = "In the conventional floating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware components for renormalization which may occur by an overflow from the rounding operation. A floating-point multiplier performing addition and IEEE rounding in parallel is designed by optimizing the operational flow based on the characteristics of floating point multiplication operation. A hardware model for the floating point multiplier is proposed and its operational model is algebraically analyzed in this research. The floating point multiplier proposed does not require any additional execution time nor any high speed adder for rounding operation. In addition, the renormalization step is not required because the rounding step is performed prior to the normalization operation. Thus, performance improvement and cost-effective design can be achieved by this approach.",
author = "Park, {Woo Chan} and Tack-Don Han and Shin-Dug Kim and Sung-Bong Yang",
year = "1999",
month = "1",
day = "1",
doi = "10.1016/S1383-7621(98)00030-7",
language = "English",
volume = "45",
pages = "1195--1207",
journal = "Journal of Systems Architecture",
issn = "1383-7621",
publisher = "Elsevier",
number = "14",

}

A floating point multiplier performing IEEE rounding and addition in parallel. / Park, Woo Chan; Han, Tack-Don; Kim, Shin-Dug; Yang, Sung-Bong.

In: Journal of Systems Architecture, Vol. 45, No. 14, 01.01.1999, p. 1195-1207.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A floating point multiplier performing IEEE rounding and addition in parallel

AU - Park, Woo Chan

AU - Han, Tack-Don

AU - Kim, Shin-Dug

AU - Yang, Sung-Bong

PY - 1999/1/1

Y1 - 1999/1/1

N2 - In the conventional floating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware components for renormalization which may occur by an overflow from the rounding operation. A floating-point multiplier performing addition and IEEE rounding in parallel is designed by optimizing the operational flow based on the characteristics of floating point multiplication operation. A hardware model for the floating point multiplier is proposed and its operational model is algebraically analyzed in this research. The floating point multiplier proposed does not require any additional execution time nor any high speed adder for rounding operation. In addition, the renormalization step is not required because the rounding step is performed prior to the normalization operation. Thus, performance improvement and cost-effective design can be achieved by this approach.

AB - In the conventional floating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware components for renormalization which may occur by an overflow from the rounding operation. A floating-point multiplier performing addition and IEEE rounding in parallel is designed by optimizing the operational flow based on the characteristics of floating point multiplication operation. A hardware model for the floating point multiplier is proposed and its operational model is algebraically analyzed in this research. The floating point multiplier proposed does not require any additional execution time nor any high speed adder for rounding operation. In addition, the renormalization step is not required because the rounding step is performed prior to the normalization operation. Thus, performance improvement and cost-effective design can be achieved by this approach.

UR - http://www.scopus.com/inward/record.url?scp=0032593609&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032593609&partnerID=8YFLogxK

U2 - 10.1016/S1383-7621(98)00030-7

DO - 10.1016/S1383-7621(98)00030-7

M3 - Article

VL - 45

SP - 1195

EP - 1207

JO - Journal of Systems Architecture

JF - Journal of Systems Architecture

SN - 1383-7621

IS - 14

ER -