A frequency offset estimation and compensation scheme for MB-OFDM UWB modem

Do Hoon Kim, Kyu Min Kang, Chungyong Lee

Research output: Contribution to journalArticle

Abstract

We present a carrier and sampling frequency offset estimation and compensation scheme for a multi-band orthogonal frequency division multiplexing (MB-OFDM) ultra-wideband (UWB) modem. We first perform initial carrier frequency offset (CFO) estimation and compensation during the preamble period, and then conduct the estimation and compensation of the residual CFO and sampling frequency offset (SFO) during the payload period. The proposed design scheme reduces the logic gate count of the frequency offset compensation block by about 10%, while it gives almost the same performance at the packet error rate (PER) of 10-4 in the CM1 channel. The frequency offset estimation and compensation block is implemented using 90 nm CMOS technology and tested.

Original languageEnglish
Pages (from-to)1015-1018
Number of pages4
JournalIEICE Transactions on Communications
VolumeE95-B
Issue number3
DOIs
Publication statusPublished - 2012 Jan 1

Fingerprint

Modems
Ultra-wideband (UWB)
Orthogonal frequency division multiplexing
Sampling
Logic gates
Compensation and Redress

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

@article{1a2b8cf129cc4a3e9ad895f8fe9fdde0,
title = "A frequency offset estimation and compensation scheme for MB-OFDM UWB modem",
abstract = "We present a carrier and sampling frequency offset estimation and compensation scheme for a multi-band orthogonal frequency division multiplexing (MB-OFDM) ultra-wideband (UWB) modem. We first perform initial carrier frequency offset (CFO) estimation and compensation during the preamble period, and then conduct the estimation and compensation of the residual CFO and sampling frequency offset (SFO) during the payload period. The proposed design scheme reduces the logic gate count of the frequency offset compensation block by about 10{\%}, while it gives almost the same performance at the packet error rate (PER) of 10-4 in the CM1 channel. The frequency offset estimation and compensation block is implemented using 90 nm CMOS technology and tested.",
author = "Kim, {Do Hoon} and Kang, {Kyu Min} and Chungyong Lee",
year = "2012",
month = "1",
day = "1",
doi = "10.1587/transcom.E95.B.1015",
language = "English",
volume = "E95-B",
pages = "1015--1018",
journal = "IEICE Transactions on Communications",
issn = "0916-8516",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "3",

}

A frequency offset estimation and compensation scheme for MB-OFDM UWB modem. / Kim, Do Hoon; Kang, Kyu Min; Lee, Chungyong.

In: IEICE Transactions on Communications, Vol. E95-B, No. 3, 01.01.2012, p. 1015-1018.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A frequency offset estimation and compensation scheme for MB-OFDM UWB modem

AU - Kim, Do Hoon

AU - Kang, Kyu Min

AU - Lee, Chungyong

PY - 2012/1/1

Y1 - 2012/1/1

N2 - We present a carrier and sampling frequency offset estimation and compensation scheme for a multi-band orthogonal frequency division multiplexing (MB-OFDM) ultra-wideband (UWB) modem. We first perform initial carrier frequency offset (CFO) estimation and compensation during the preamble period, and then conduct the estimation and compensation of the residual CFO and sampling frequency offset (SFO) during the payload period. The proposed design scheme reduces the logic gate count of the frequency offset compensation block by about 10%, while it gives almost the same performance at the packet error rate (PER) of 10-4 in the CM1 channel. The frequency offset estimation and compensation block is implemented using 90 nm CMOS technology and tested.

AB - We present a carrier and sampling frequency offset estimation and compensation scheme for a multi-band orthogonal frequency division multiplexing (MB-OFDM) ultra-wideband (UWB) modem. We first perform initial carrier frequency offset (CFO) estimation and compensation during the preamble period, and then conduct the estimation and compensation of the residual CFO and sampling frequency offset (SFO) during the payload period. The proposed design scheme reduces the logic gate count of the frequency offset compensation block by about 10%, while it gives almost the same performance at the packet error rate (PER) of 10-4 in the CM1 channel. The frequency offset estimation and compensation block is implemented using 90 nm CMOS technology and tested.

UR - http://www.scopus.com/inward/record.url?scp=84863269755&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863269755&partnerID=8YFLogxK

U2 - 10.1587/transcom.E95.B.1015

DO - 10.1587/transcom.E95.B.1015

M3 - Article

AN - SCOPUS:84863269755

VL - E95-B

SP - 1015

EP - 1018

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 3

ER -