A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture

Sungho Kang, Youngmin Hur, Stephen A. Szygenda

Research output: Contribution to journalArticle

Abstract

In order to reduce cost and to achieve high speed a new hardware accelerator for fault simulation has been designed. The architecture of the new accelerator is based on a reconfigurable mesh type processing element (PE) array. Circuit elements at the same topological level are simulated concurrently, as in a pipelined process. A new parallel simulation algorithm expands all of the gates to two input gates in order to limit the number of faults to two at each gate, so that the faults can be distributed uniformly throughout the PE array. The PE array reconfiguration operation provides a simulation speed advantage by maximizing the use of each PE cell. This new approach provides for a high performance, cost effective, gain over software simulation. Simulation results show that the hardware accelerator is orders of magnitude faster than the software simulation program.

Original languageEnglish
Pages (from-to)119-133
Number of pages15
JournalVLSI Design
Volume4
Issue number2
DOIs
Publication statusPublished - 1996 Jan 1

Fingerprint

Particle accelerators
Hardware
Processing
Costs
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Kang, Sungho ; Hur, Youngmin ; Szygenda, Stephen A. / A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture. In: VLSI Design. 1996 ; Vol. 4, No. 2. pp. 119-133.
@article{c61eab5909ca4693b696accca43f4d0b,
title = "A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture",
abstract = "In order to reduce cost and to achieve high speed a new hardware accelerator for fault simulation has been designed. The architecture of the new accelerator is based on a reconfigurable mesh type processing element (PE) array. Circuit elements at the same topological level are simulated concurrently, as in a pipelined process. A new parallel simulation algorithm expands all of the gates to two input gates in order to limit the number of faults to two at each gate, so that the faults can be distributed uniformly throughout the PE array. The PE array reconfiguration operation provides a simulation speed advantage by maximizing the use of each PE cell. This new approach provides for a high performance, cost effective, gain over software simulation. Simulation results show that the hardware accelerator is orders of magnitude faster than the software simulation program.",
author = "Sungho Kang and Youngmin Hur and Szygenda, {Stephen A.}",
year = "1996",
month = "1",
day = "1",
doi = "10.1155/1996/60318",
language = "English",
volume = "4",
pages = "119--133",
journal = "VLSI Design",
issn = "1065-514X",
publisher = "Hindawi Publishing Corporation",
number = "2",

}

A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture. / Kang, Sungho; Hur, Youngmin; Szygenda, Stephen A.

In: VLSI Design, Vol. 4, No. 2, 01.01.1996, p. 119-133.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture

AU - Kang, Sungho

AU - Hur, Youngmin

AU - Szygenda, Stephen A.

PY - 1996/1/1

Y1 - 1996/1/1

N2 - In order to reduce cost and to achieve high speed a new hardware accelerator for fault simulation has been designed. The architecture of the new accelerator is based on a reconfigurable mesh type processing element (PE) array. Circuit elements at the same topological level are simulated concurrently, as in a pipelined process. A new parallel simulation algorithm expands all of the gates to two input gates in order to limit the number of faults to two at each gate, so that the faults can be distributed uniformly throughout the PE array. The PE array reconfiguration operation provides a simulation speed advantage by maximizing the use of each PE cell. This new approach provides for a high performance, cost effective, gain over software simulation. Simulation results show that the hardware accelerator is orders of magnitude faster than the software simulation program.

AB - In order to reduce cost and to achieve high speed a new hardware accelerator for fault simulation has been designed. The architecture of the new accelerator is based on a reconfigurable mesh type processing element (PE) array. Circuit elements at the same topological level are simulated concurrently, as in a pipelined process. A new parallel simulation algorithm expands all of the gates to two input gates in order to limit the number of faults to two at each gate, so that the faults can be distributed uniformly throughout the PE array. The PE array reconfiguration operation provides a simulation speed advantage by maximizing the use of each PE cell. This new approach provides for a high performance, cost effective, gain over software simulation. Simulation results show that the hardware accelerator is orders of magnitude faster than the software simulation program.

UR - http://www.scopus.com/inward/record.url?scp=0029724962&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029724962&partnerID=8YFLogxK

U2 - 10.1155/1996/60318

DO - 10.1155/1996/60318

M3 - Article

AN - SCOPUS:0029724962

VL - 4

SP - 119

EP - 133

JO - VLSI Design

JF - VLSI Design

SN - 1065-514X

IS - 2

ER -