A hardware architecture for intra-prediction of H.264/AVC

Su Jin Lee, Cheong Ghil Kim, Myoung Seo Kim, Shin-Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Intra-prediction of H.264/AVC provides great contribution to I-picture coding efficiency by predicting pixel values from adjacent pixels. But it is one of major complexity-raising sources caused from checking 17 candidate modes for every macroblock. This paper presents a dedicated hardware structure for intra-prediction that is designed by modifying a conventional 1-D systolic array for motion estimation. Only attaching multiplexers to it, we can obtain a systolic array that can perform both intra-prediction and inter-prediction. For parallel execution, we modify the original intra-prediction algorithm slightly, but it does not nearly affect PSNR and the total size. Our architecture yields 10 to 40 times higher performance than that achieved by ARM-based systems, being compared by instruction counts for arithmetic operations.

Original languageEnglish
Title of host publicationProceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05
Pages222-228
Number of pages7
Publication statusPublished - 2005 Dec 1
Event2005 International Conference on Embedded Systems and Applications, ESA'05 - Las Vegas, NV, United States
Duration: 2005 Jun 272005 Jun 30

Other

Other2005 International Conference on Embedded Systems and Applications, ESA'05
CountryUnited States
CityLas Vegas, NV
Period05/6/2705/6/30

Fingerprint

Hardware
Systolic arrays
Pixels
Motion estimation

All Science Journal Classification (ASJC) codes

  • Artificial Intelligence
  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Lee, S. J., Kim, C. G., Kim, M. S., & Kim, S-D. (2005). A hardware architecture for intra-prediction of H.264/AVC. In Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05 (pp. 222-228)
Lee, Su Jin ; Kim, Cheong Ghil ; Kim, Myoung Seo ; Kim, Shin-Dug. / A hardware architecture for intra-prediction of H.264/AVC. Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05. 2005. pp. 222-228
@inproceedings{b0895238c85d4dd1ae07d4e819fa4d4e,
title = "A hardware architecture for intra-prediction of H.264/AVC",
abstract = "Intra-prediction of H.264/AVC provides great contribution to I-picture coding efficiency by predicting pixel values from adjacent pixels. But it is one of major complexity-raising sources caused from checking 17 candidate modes for every macroblock. This paper presents a dedicated hardware structure for intra-prediction that is designed by modifying a conventional 1-D systolic array for motion estimation. Only attaching multiplexers to it, we can obtain a systolic array that can perform both intra-prediction and inter-prediction. For parallel execution, we modify the original intra-prediction algorithm slightly, but it does not nearly affect PSNR and the total size. Our architecture yields 10 to 40 times higher performance than that achieved by ARM-based systems, being compared by instruction counts for arithmetic operations.",
author = "Lee, {Su Jin} and Kim, {Cheong Ghil} and Kim, {Myoung Seo} and Shin-Dug Kim",
year = "2005",
month = "12",
day = "1",
language = "English",
isbn = "9781932415537",
pages = "222--228",
booktitle = "Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05",

}

Lee, SJ, Kim, CG, Kim, MS & Kim, S-D 2005, A hardware architecture for intra-prediction of H.264/AVC. in Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05. pp. 222-228, 2005 International Conference on Embedded Systems and Applications, ESA'05, Las Vegas, NV, United States, 05/6/27.

A hardware architecture for intra-prediction of H.264/AVC. / Lee, Su Jin; Kim, Cheong Ghil; Kim, Myoung Seo; Kim, Shin-Dug.

Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05. 2005. p. 222-228.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A hardware architecture for intra-prediction of H.264/AVC

AU - Lee, Su Jin

AU - Kim, Cheong Ghil

AU - Kim, Myoung Seo

AU - Kim, Shin-Dug

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Intra-prediction of H.264/AVC provides great contribution to I-picture coding efficiency by predicting pixel values from adjacent pixels. But it is one of major complexity-raising sources caused from checking 17 candidate modes for every macroblock. This paper presents a dedicated hardware structure for intra-prediction that is designed by modifying a conventional 1-D systolic array for motion estimation. Only attaching multiplexers to it, we can obtain a systolic array that can perform both intra-prediction and inter-prediction. For parallel execution, we modify the original intra-prediction algorithm slightly, but it does not nearly affect PSNR and the total size. Our architecture yields 10 to 40 times higher performance than that achieved by ARM-based systems, being compared by instruction counts for arithmetic operations.

AB - Intra-prediction of H.264/AVC provides great contribution to I-picture coding efficiency by predicting pixel values from adjacent pixels. But it is one of major complexity-raising sources caused from checking 17 candidate modes for every macroblock. This paper presents a dedicated hardware structure for intra-prediction that is designed by modifying a conventional 1-D systolic array for motion estimation. Only attaching multiplexers to it, we can obtain a systolic array that can perform both intra-prediction and inter-prediction. For parallel execution, we modify the original intra-prediction algorithm slightly, but it does not nearly affect PSNR and the total size. Our architecture yields 10 to 40 times higher performance than that achieved by ARM-based systems, being compared by instruction counts for arithmetic operations.

UR - http://www.scopus.com/inward/record.url?scp=60749100972&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=60749100972&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:60749100972

SN - 9781932415537

SP - 222

EP - 228

BT - Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05

ER -

Lee SJ, Kim CG, Kim MS, Kim S-D. A hardware architecture for intra-prediction of H.264/AVC. In Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05. 2005. p. 222-228