A hardware-efficient pattern matching architecture using process element tree for deep packet inspection

Seongyong Ahn, Hyejeong Hong, Hyun Jin Kim, Jin Ho Ahn, Dongmyong Baek, Sungho Kang

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper proposes a new pattern matching architecture with multi-character processing for deep packet inspection. The proposed pattern matching architecture detects the start point of pattern matching from multi-character input using input text alignment. By eliminating duplicate hardware components using process element tree, hardware cost is greatly reduced in the proposed pattern matching architecture.

Original languageEnglish
Pages (from-to)2440-2442
Number of pages3
JournalIEICE Transactions on Communications
VolumeE93-B
Issue number9
DOIs
Publication statusPublished - 2010 Sep

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A hardware-efficient pattern matching architecture using process element tree for deep packet inspection'. Together they form a unique fingerprint.

  • Cite this