Abstract
A robust and accurate machine learning based hierarchical multiclassifier system is proposed to automate the retrieval of interconnection information from delayered integrated circuits images. The proposed system replaces labor-intensive manual annotation process and provides an effective approach for the automated analysis of state-of-The-Art deep submicron IC chips.
Original language | English |
---|---|
Article number | 8574979 |
Pages (from-to) | 36-43 |
Number of pages | 8 |
Journal | IEEE Intelligent Systems |
Volume | 34 |
Issue number | 2 |
DOIs | |
Publication status | Published - 2019 Mar 1 |
Bibliographical note
Publisher Copyright:© 2001-2011 IEEE.
All Science Journal Classification (ASJC) codes
- Computer Networks and Communications
- Artificial Intelligence