A high performance motion vector processor IP design for H.264/AVC

Kiwon Yoo, Seungho Park, Hyunsuk Ko, Kwanghoon Sohn

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, the world's first hardware design of the motion vector processor of H.264/AVC and its FPGA implementation are presented. It aims at a low-cost high-throughput design for HD1080 (1920 × 1088) at 60 frames per second (fps) in High Profile (HP) H.264/AVC codec with Level 4.2. For this, deterministic processing loops control scheme and a novel 4 × 4 processing order substituting for the conventional double-Z one are presented to attain a high-throughput design. In addition, for maximizing hardware utilization and getting a low-cost design, two processing elements dedicated to motion vector derivation are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at 266 MHz and was completely conformed for Allegro compliance bitstreams on an FPGA platform.

Original languageEnglish
Title of host publication12th IEEE International Symposium on Consumer Electronics - ISCE2008
DOIs
Publication statusPublished - 2008 Sep 17
Event12th IEEE International Symposium on Consumer Electronics - ISCE2008 - Vilamoura, Portugal
Duration: 2008 Apr 142008 Apr 16

Other

Other12th IEEE International Symposium on Consumer Electronics - ISCE2008
CountryPortugal
CityVilamoura
Period08/4/1408/4/16

Fingerprint

Field programmable gate arrays (FPGA)
Processing
Throughput
Hardware
Logic gates
Static random access storage
Costs
Compliance

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Yoo, K., Park, S., Ko, H., & Sohn, K. (2008). A high performance motion vector processor IP design for H.264/AVC. In 12th IEEE International Symposium on Consumer Electronics - ISCE2008 [4559504] https://doi.org/10.1109/ISCE.2008.4559504
Yoo, Kiwon ; Park, Seungho ; Ko, Hyunsuk ; Sohn, Kwanghoon. / A high performance motion vector processor IP design for H.264/AVC. 12th IEEE International Symposium on Consumer Electronics - ISCE2008. 2008.
@inproceedings{d708a9b69f624153a84832c2462e0d5f,
title = "A high performance motion vector processor IP design for H.264/AVC",
abstract = "In this paper, the world's first hardware design of the motion vector processor of H.264/AVC and its FPGA implementation are presented. It aims at a low-cost high-throughput design for HD1080 (1920 × 1088) at 60 frames per second (fps) in High Profile (HP) H.264/AVC codec with Level 4.2. For this, deterministic processing loops control scheme and a novel 4 × 4 processing order substituting for the conventional double-Z one are presented to attain a high-throughput design. In addition, for maximizing hardware utilization and getting a low-cost design, two processing elements dedicated to motion vector derivation are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at 266 MHz and was completely conformed for Allegro compliance bitstreams on an FPGA platform.",
author = "Kiwon Yoo and Seungho Park and Hyunsuk Ko and Kwanghoon Sohn",
year = "2008",
month = "9",
day = "17",
doi = "10.1109/ISCE.2008.4559504",
language = "English",
isbn = "9781424424221",
booktitle = "12th IEEE International Symposium on Consumer Electronics - ISCE2008",

}

Yoo, K, Park, S, Ko, H & Sohn, K 2008, A high performance motion vector processor IP design for H.264/AVC. in 12th IEEE International Symposium on Consumer Electronics - ISCE2008., 4559504, 12th IEEE International Symposium on Consumer Electronics - ISCE2008, Vilamoura, Portugal, 08/4/14. https://doi.org/10.1109/ISCE.2008.4559504

A high performance motion vector processor IP design for H.264/AVC. / Yoo, Kiwon; Park, Seungho; Ko, Hyunsuk; Sohn, Kwanghoon.

12th IEEE International Symposium on Consumer Electronics - ISCE2008. 2008. 4559504.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A high performance motion vector processor IP design for H.264/AVC

AU - Yoo, Kiwon

AU - Park, Seungho

AU - Ko, Hyunsuk

AU - Sohn, Kwanghoon

PY - 2008/9/17

Y1 - 2008/9/17

N2 - In this paper, the world's first hardware design of the motion vector processor of H.264/AVC and its FPGA implementation are presented. It aims at a low-cost high-throughput design for HD1080 (1920 × 1088) at 60 frames per second (fps) in High Profile (HP) H.264/AVC codec with Level 4.2. For this, deterministic processing loops control scheme and a novel 4 × 4 processing order substituting for the conventional double-Z one are presented to attain a high-throughput design. In addition, for maximizing hardware utilization and getting a low-cost design, two processing elements dedicated to motion vector derivation are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at 266 MHz and was completely conformed for Allegro compliance bitstreams on an FPGA platform.

AB - In this paper, the world's first hardware design of the motion vector processor of H.264/AVC and its FPGA implementation are presented. It aims at a low-cost high-throughput design for HD1080 (1920 × 1088) at 60 frames per second (fps) in High Profile (HP) H.264/AVC codec with Level 4.2. For this, deterministic processing loops control scheme and a novel 4 × 4 processing order substituting for the conventional double-Z one are presented to attain a high-throughput design. In addition, for maximizing hardware utilization and getting a low-cost design, two processing elements dedicated to motion vector derivation are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at 266 MHz and was completely conformed for Allegro compliance bitstreams on an FPGA platform.

UR - http://www.scopus.com/inward/record.url?scp=51549102618&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51549102618&partnerID=8YFLogxK

U2 - 10.1109/ISCE.2008.4559504

DO - 10.1109/ISCE.2008.4559504

M3 - Conference contribution

SN - 9781424424221

BT - 12th IEEE International Symposium on Consumer Electronics - ISCE2008

ER -

Yoo K, Park S, Ko H, Sohn K. A high performance motion vector processor IP design for H.264/AVC. In 12th IEEE International Symposium on Consumer Electronics - ISCE2008. 2008. 4559504 https://doi.org/10.1109/ISCE.2008.4559504