A High-Speed CMOS Integrated Optical Receiver with an Under-Damped TIA

Hyun Yong Jung, Jeong Min Lee, Woo Young Choi

Research output: Contribution to journalArticlepeer-review

15 Citations (Scopus)


We present a CMOS integrated optical receiver having under-damped transimpedance amplifier (TIA) and CMOS avalanche photodetector (APD) realized in 65-nm CMOS technology. The under-damped TIA compensates the bandwidth limitation of CMOS APD and provides enhanced receiver bandwidth performance with reduced power consumption and better sensitivity compared with previously reported techniques. We successfully demonstrate 10-Gb/s 231-1 PRBS and 12.5-Gb/s 27-1 PRBS operation with the bit-error rate less than 10-12 at the incident optical power of-6 and-2 dBm, respectively. The receiver has core size of 0.24 mm × 0.1 mm and power consumption excluding output buffer of ∼ 13.7 mW with 1.2 V supply voltage.

Original languageEnglish
Article number7086304
Pages (from-to)1367-1370
Number of pages4
JournalIEEE Photonics Technology Letters
Issue number13
Publication statusPublished - 2015 Jul 1

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Electrical and Electronic Engineering


Dive into the research topics of 'A High-Speed CMOS Integrated Optical Receiver with an Under-Damped TIA'. Together they form a unique fingerprint.

Cite this