A low-cost DAC BIST structure using a resistor loop

Jaewon Jang, Heetae Kim, Sungho Kang

Research output: Contribution to journalArticle

Abstract

This paper proposes a new DAC BIST (digital-to-analog converter built-in self-test) structure using a resistor loop known as a DDEM ADC (deterministic dynamic element matching analog- to-digital converter). Methods for both switch reduction and switch effect reduction are proposed for solving problems related to area overhead and accuracy of the conventional DAC BIST. The proposed BIST modifies the length of each resistor in the resistor loop via a merging operation and reduces the number of switches and resistors. In addition, the effect of switches is mitigated using the proposed switch effect reduction method. The accuracy of the proposed BIST is demonstrated by the reduction in the switch effect. The experimental results show that the proposed BIST reduces resource usages and the mismatch error caused by the switches.

Original languageEnglish
Article numbere0172331
JournalPloS one
Volume12
Issue number2
DOIs
Publication statusPublished - 2017 Feb

Fingerprint

Built-in self test
Resistors
Switches
Costs and Cost Analysis
Costs
Digital to analog conversion
methodology
testing
Merging

All Science Journal Classification (ASJC) codes

  • Biochemistry, Genetics and Molecular Biology(all)
  • Agricultural and Biological Sciences(all)

Cite this

Jang, Jaewon ; Kim, Heetae ; Kang, Sungho. / A low-cost DAC BIST structure using a resistor loop. In: PloS one. 2017 ; Vol. 12, No. 2.
@article{e314e2438256496abb12bc3563039642,
title = "A low-cost DAC BIST structure using a resistor loop",
abstract = "This paper proposes a new DAC BIST (digital-to-analog converter built-in self-test) structure using a resistor loop known as a DDEM ADC (deterministic dynamic element matching analog- to-digital converter). Methods for both switch reduction and switch effect reduction are proposed for solving problems related to area overhead and accuracy of the conventional DAC BIST. The proposed BIST modifies the length of each resistor in the resistor loop via a merging operation and reduces the number of switches and resistors. In addition, the effect of switches is mitigated using the proposed switch effect reduction method. The accuracy of the proposed BIST is demonstrated by the reduction in the switch effect. The experimental results show that the proposed BIST reduces resource usages and the mismatch error caused by the switches.",
author = "Jaewon Jang and Heetae Kim and Sungho Kang",
year = "2017",
month = "2",
doi = "10.1371/journal.pone.0172331",
language = "English",
volume = "12",
journal = "PLoS One",
issn = "1932-6203",
publisher = "Public Library of Science",
number = "2",

}

A low-cost DAC BIST structure using a resistor loop. / Jang, Jaewon; Kim, Heetae; Kang, Sungho.

In: PloS one, Vol. 12, No. 2, e0172331, 02.2017.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A low-cost DAC BIST structure using a resistor loop

AU - Jang, Jaewon

AU - Kim, Heetae

AU - Kang, Sungho

PY - 2017/2

Y1 - 2017/2

N2 - This paper proposes a new DAC BIST (digital-to-analog converter built-in self-test) structure using a resistor loop known as a DDEM ADC (deterministic dynamic element matching analog- to-digital converter). Methods for both switch reduction and switch effect reduction are proposed for solving problems related to area overhead and accuracy of the conventional DAC BIST. The proposed BIST modifies the length of each resistor in the resistor loop via a merging operation and reduces the number of switches and resistors. In addition, the effect of switches is mitigated using the proposed switch effect reduction method. The accuracy of the proposed BIST is demonstrated by the reduction in the switch effect. The experimental results show that the proposed BIST reduces resource usages and the mismatch error caused by the switches.

AB - This paper proposes a new DAC BIST (digital-to-analog converter built-in self-test) structure using a resistor loop known as a DDEM ADC (deterministic dynamic element matching analog- to-digital converter). Methods for both switch reduction and switch effect reduction are proposed for solving problems related to area overhead and accuracy of the conventional DAC BIST. The proposed BIST modifies the length of each resistor in the resistor loop via a merging operation and reduces the number of switches and resistors. In addition, the effect of switches is mitigated using the proposed switch effect reduction method. The accuracy of the proposed BIST is demonstrated by the reduction in the switch effect. The experimental results show that the proposed BIST reduces resource usages and the mismatch error caused by the switches.

UR - http://www.scopus.com/inward/record.url?scp=85013104377&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85013104377&partnerID=8YFLogxK

U2 - 10.1371/journal.pone.0172331

DO - 10.1371/journal.pone.0172331

M3 - Article

C2 - 28212421

AN - SCOPUS:85013104377

VL - 12

JO - PLoS One

JF - PLoS One

SN - 1932-6203

IS - 2

M1 - e0172331

ER -