A low-cost standard mode MPI hardware unit for embedded MPSoC

Won Young Chung, Ha Young Jeong, Won Woo Ro, Yong Surk Lee

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this paper, we propose a novel low-cost Message Passing Interface (MPI) unit between processor nodes, which supports message passing in multiprocessor systems using distributed memory architecture. Our MPI unit operates in the standard mode - using the buffered mode for small amounts of data transaction and the synchronous mode for large amounts of data transaction. This results in increased performance by reducing the control message transmission time for the small amount of data. We verified the performance with a simulator designed based on SystemC. Additionally, we designed the MPI unit using VerilogHDL, and we synthesized it with a synopsys design compiler. The proposed standard mode MPI unit shows a high performance even though the size of the MPI unit occupies less than 1% of the whole chip. Thus, with respect to low-cost design and scalability, this MPI hardware unit is useful to increase overall performance of the embedded Multiprocessor System on a Chip (MPSoC).

Original languageEnglish
Pages (from-to)1497-1501
Number of pages5
JournalIEICE Transactions on Information and Systems
VolumeE94-D
Issue number7
DOIs
Publication statusPublished - 2011 Jan 1

Fingerprint

Message passing
Hardware
Costs
Memory architecture
Scalability
Computer systems
Simulators

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Artificial Intelligence
  • Electrical and Electronic Engineering

Cite this

Chung, Won Young ; Jeong, Ha Young ; Ro, Won Woo ; Lee, Yong Surk. / A low-cost standard mode MPI hardware unit for embedded MPSoC. In: IEICE Transactions on Information and Systems. 2011 ; Vol. E94-D, No. 7. pp. 1497-1501.
@article{d1f5752cb8a6447b864c8f47c84cf85d,
title = "A low-cost standard mode MPI hardware unit for embedded MPSoC",
abstract = "In this paper, we propose a novel low-cost Message Passing Interface (MPI) unit between processor nodes, which supports message passing in multiprocessor systems using distributed memory architecture. Our MPI unit operates in the standard mode - using the buffered mode for small amounts of data transaction and the synchronous mode for large amounts of data transaction. This results in increased performance by reducing the control message transmission time for the small amount of data. We verified the performance with a simulator designed based on SystemC. Additionally, we designed the MPI unit using VerilogHDL, and we synthesized it with a synopsys design compiler. The proposed standard mode MPI unit shows a high performance even though the size of the MPI unit occupies less than 1{\%} of the whole chip. Thus, with respect to low-cost design and scalability, this MPI hardware unit is useful to increase overall performance of the embedded Multiprocessor System on a Chip (MPSoC).",
author = "Chung, {Won Young} and Jeong, {Ha Young} and Ro, {Won Woo} and Lee, {Yong Surk}",
year = "2011",
month = "1",
day = "1",
doi = "10.1587/transinf.E94.D.1497",
language = "English",
volume = "E94-D",
pages = "1497--1501",
journal = "IEICE Transactions on Information and Systems",
issn = "0916-8532",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "7",

}

A low-cost standard mode MPI hardware unit for embedded MPSoC. / Chung, Won Young; Jeong, Ha Young; Ro, Won Woo; Lee, Yong Surk.

In: IEICE Transactions on Information and Systems, Vol. E94-D, No. 7, 01.01.2011, p. 1497-1501.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A low-cost standard mode MPI hardware unit for embedded MPSoC

AU - Chung, Won Young

AU - Jeong, Ha Young

AU - Ro, Won Woo

AU - Lee, Yong Surk

PY - 2011/1/1

Y1 - 2011/1/1

N2 - In this paper, we propose a novel low-cost Message Passing Interface (MPI) unit between processor nodes, which supports message passing in multiprocessor systems using distributed memory architecture. Our MPI unit operates in the standard mode - using the buffered mode for small amounts of data transaction and the synchronous mode for large amounts of data transaction. This results in increased performance by reducing the control message transmission time for the small amount of data. We verified the performance with a simulator designed based on SystemC. Additionally, we designed the MPI unit using VerilogHDL, and we synthesized it with a synopsys design compiler. The proposed standard mode MPI unit shows a high performance even though the size of the MPI unit occupies less than 1% of the whole chip. Thus, with respect to low-cost design and scalability, this MPI hardware unit is useful to increase overall performance of the embedded Multiprocessor System on a Chip (MPSoC).

AB - In this paper, we propose a novel low-cost Message Passing Interface (MPI) unit between processor nodes, which supports message passing in multiprocessor systems using distributed memory architecture. Our MPI unit operates in the standard mode - using the buffered mode for small amounts of data transaction and the synchronous mode for large amounts of data transaction. This results in increased performance by reducing the control message transmission time for the small amount of data. We verified the performance with a simulator designed based on SystemC. Additionally, we designed the MPI unit using VerilogHDL, and we synthesized it with a synopsys design compiler. The proposed standard mode MPI unit shows a high performance even though the size of the MPI unit occupies less than 1% of the whole chip. Thus, with respect to low-cost design and scalability, this MPI hardware unit is useful to increase overall performance of the embedded Multiprocessor System on a Chip (MPSoC).

UR - http://www.scopus.com/inward/record.url?scp=79959921437&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959921437&partnerID=8YFLogxK

U2 - 10.1587/transinf.E94.D.1497

DO - 10.1587/transinf.E94.D.1497

M3 - Article

VL - E94-D

SP - 1497

EP - 1501

JO - IEICE Transactions on Information and Systems

JF - IEICE Transactions on Information and Systems

SN - 0916-8532

IS - 7

ER -