A low-voltage PLL with a current mismatch compensated charge pump

Sung Geun Kim, Jinsoo Rhim, Dae Hyun Kwon, Min Hyeong Kim, Woo Young Choi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A low-voltage phase-locked loop (PLL) circuit having a charge pump (CP) with a novel negative feedback replica bias scheme for current mismatch compensation is demonstrated. A prototype 400-MHz PLL circuit operating at 0.65-V is fabricated with 180-nm standard CMOS process. Measurement results show that current mismatch compensation is successfully achieved. Our PLL consumes only 140-μW.

Original languageEnglish
Title of host publicationISOCC 2015 - International SoC Design Conference
Subtitle of host publicationSoC for Internet of Everything (IoE)
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages15-16
Number of pages2
ISBN (Electronic)9781467393089
DOIs
Publication statusPublished - 2016 Feb 8
Event12th International SoC Design Conference, ISOCC 2015 - Gyeongju, Korea, Republic of
Duration: 2015 Nov 22015 Nov 5

Other

Other12th International SoC Design Conference, ISOCC 2015
CountryKorea, Republic of
CityGyeongju
Period15/11/215/11/5

Fingerprint

Phase locked loops
Pumps
Electric potential
Networks (circuits)
Feedback
Compensation and Redress

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Kim, S. G., Rhim, J., Kwon, D. H., Kim, M. H., & Choi, W. Y. (2016). A low-voltage PLL with a current mismatch compensated charge pump. In ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE) (pp. 15-16). [7401629] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2015.7401629
Kim, Sung Geun ; Rhim, Jinsoo ; Kwon, Dae Hyun ; Kim, Min Hyeong ; Choi, Woo Young. / A low-voltage PLL with a current mismatch compensated charge pump. ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc., 2016. pp. 15-16
@inproceedings{3ba4aafb3dc146d9b6de8ffe4e5236d1,
title = "A low-voltage PLL with a current mismatch compensated charge pump",
abstract = "A low-voltage phase-locked loop (PLL) circuit having a charge pump (CP) with a novel negative feedback replica bias scheme for current mismatch compensation is demonstrated. A prototype 400-MHz PLL circuit operating at 0.65-V is fabricated with 180-nm standard CMOS process. Measurement results show that current mismatch compensation is successfully achieved. Our PLL consumes only 140-μW.",
author = "Kim, {Sung Geun} and Jinsoo Rhim and Kwon, {Dae Hyun} and Kim, {Min Hyeong} and Choi, {Woo Young}",
year = "2016",
month = "2",
day = "8",
doi = "10.1109/ISOCC.2015.7401629",
language = "English",
pages = "15--16",
booktitle = "ISOCC 2015 - International SoC Design Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Kim, SG, Rhim, J, Kwon, DH, Kim, MH & Choi, WY 2016, A low-voltage PLL with a current mismatch compensated charge pump. in ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)., 7401629, Institute of Electrical and Electronics Engineers Inc., pp. 15-16, 12th International SoC Design Conference, ISOCC 2015, Gyeongju, Korea, Republic of, 15/11/2. https://doi.org/10.1109/ISOCC.2015.7401629

A low-voltage PLL with a current mismatch compensated charge pump. / Kim, Sung Geun; Rhim, Jinsoo; Kwon, Dae Hyun; Kim, Min Hyeong; Choi, Woo Young.

ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc., 2016. p. 15-16 7401629.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A low-voltage PLL with a current mismatch compensated charge pump

AU - Kim, Sung Geun

AU - Rhim, Jinsoo

AU - Kwon, Dae Hyun

AU - Kim, Min Hyeong

AU - Choi, Woo Young

PY - 2016/2/8

Y1 - 2016/2/8

N2 - A low-voltage phase-locked loop (PLL) circuit having a charge pump (CP) with a novel negative feedback replica bias scheme for current mismatch compensation is demonstrated. A prototype 400-MHz PLL circuit operating at 0.65-V is fabricated with 180-nm standard CMOS process. Measurement results show that current mismatch compensation is successfully achieved. Our PLL consumes only 140-μW.

AB - A low-voltage phase-locked loop (PLL) circuit having a charge pump (CP) with a novel negative feedback replica bias scheme for current mismatch compensation is demonstrated. A prototype 400-MHz PLL circuit operating at 0.65-V is fabricated with 180-nm standard CMOS process. Measurement results show that current mismatch compensation is successfully achieved. Our PLL consumes only 140-μW.

UR - http://www.scopus.com/inward/record.url?scp=84963864566&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963864566&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2015.7401629

DO - 10.1109/ISOCC.2015.7401629

M3 - Conference contribution

SP - 15

EP - 16

BT - ISOCC 2015 - International SoC Design Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kim SG, Rhim J, Kwon DH, Kim MH, Choi WY. A low-voltage PLL with a current mismatch compensated charge pump. In ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc. 2016. p. 15-16. 7401629 https://doi.org/10.1109/ISOCC.2015.7401629