A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO

Sung Geun Kim, Jinsoo Rhim, Dae Hyun Kwon, Min Hyeong Kim, Woo-Young Choi

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.

Original languageEnglish
Article number7410038
Pages (from-to)548-552
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume63
Issue number6
DOIs
Publication statusPublished - 2016 Jun 1

Fingerprint

Variable frequency oscillators
Phase locked loops
Electric potential
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Kim, Sung Geun ; Rhim, Jinsoo ; Kwon, Dae Hyun ; Kim, Min Hyeong ; Choi, Woo-Young. / A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO. In: IEEE Transactions on Circuits and Systems II: Express Briefs. 2016 ; Vol. 63, No. 6. pp. 548-552.
@article{e6f7e92841ba4f268e674a46d3b17dd3,
title = "A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO",
abstract = "A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.",
author = "Kim, {Sung Geun} and Jinsoo Rhim and Kwon, {Dae Hyun} and Kim, {Min Hyeong} and Woo-Young Choi",
year = "2016",
month = "6",
day = "1",
doi = "10.1109/TCSII.2016.2531199",
language = "English",
volume = "63",
pages = "548--552",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO. / Kim, Sung Geun; Rhim, Jinsoo; Kwon, Dae Hyun; Kim, Min Hyeong; Choi, Woo-Young.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 63, No. 6, 7410038, 01.06.2016, p. 548-552.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Low-Voltage PLL with a Supply-Noise Compensated Feedforward Ring VCO

AU - Kim, Sung Geun

AU - Rhim, Jinsoo

AU - Kwon, Dae Hyun

AU - Kim, Min Hyeong

AU - Choi, Woo-Young

PY - 2016/6/1

Y1 - 2016/6/1

N2 - A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.

AB - A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1 μW.

UR - http://www.scopus.com/inward/record.url?scp=84973375151&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84973375151&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2016.2531199

DO - 10.1109/TCSII.2016.2531199

M3 - Article

VL - 63

SP - 548

EP - 552

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 6

M1 - 7410038

ER -