A memory access system for merged memory with logic LSIs

Youngsik Kim, Tack-Don Han, Shin-Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper proposes a new memory access control scheme called delayed precharge scheme, to improve the performance of on-chip DRAM's by increasing the DRAM page hit ratio for multiple block accesses. This architecture shows higher performance than the hierarchical multi-bank architecture as well as the conventional bank architecture by execution-driven simulation. The proposed scheme could reduce the cache refill time and CPI obtained by the conventional DRAM by 26.9% and 6.2% respectively in typical applications.

Original languageEnglish
Title of host publicationAP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages384-387
Number of pages4
ISBN (Print)0780357051, 9780780357051
DOIs
Publication statusPublished - 1999 Jan 1
Event1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999 - Seoul, Korea, Republic of
Duration: 1999 Aug 231999 Aug 25

Publication series

NameAP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

Other

Other1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999
CountryKorea, Republic of
CitySeoul
Period99/8/2399/8/25

Fingerprint

Dynamic random access storage
Computer systems
Data storage equipment
Access control

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Electronic, Optical and Magnetic Materials

Cite this

Kim, Y., Han, T-D., & Kim, S-D. (1999). A memory access system for merged memory with logic LSIs. In AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs (pp. 384-387). [824114] (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APASIC.1999.824114
Kim, Youngsik ; Han, Tack-Don ; Kim, Shin-Dug. / A memory access system for merged memory with logic LSIs. AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 384-387 (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs).
@inproceedings{f021542f3aaf4a25b531ae94649da655,
title = "A memory access system for merged memory with logic LSIs",
abstract = "This paper proposes a new memory access control scheme called delayed precharge scheme, to improve the performance of on-chip DRAM's by increasing the DRAM page hit ratio for multiple block accesses. This architecture shows higher performance than the hierarchical multi-bank architecture as well as the conventional bank architecture by execution-driven simulation. The proposed scheme could reduce the cache refill time and CPI obtained by the conventional DRAM by 26.9{\%} and 6.2{\%} respectively in typical applications.",
author = "Youngsik Kim and Tack-Don Han and Shin-Dug Kim",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/APASIC.1999.824114",
language = "English",
isbn = "0780357051",
series = "AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "384--387",
booktitle = "AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs",
address = "United States",

}

Kim, Y, Han, T-D & Kim, S-D 1999, A memory access system for merged memory with logic LSIs. in AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs., 824114, AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs, Institute of Electrical and Electronics Engineers Inc., pp. 384-387, 1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999, Seoul, Korea, Republic of, 99/8/23. https://doi.org/10.1109/APASIC.1999.824114

A memory access system for merged memory with logic LSIs. / Kim, Youngsik; Han, Tack-Don; Kim, Shin-Dug.

AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc., 1999. p. 384-387 824114 (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A memory access system for merged memory with logic LSIs

AU - Kim, Youngsik

AU - Han, Tack-Don

AU - Kim, Shin-Dug

PY - 1999/1/1

Y1 - 1999/1/1

N2 - This paper proposes a new memory access control scheme called delayed precharge scheme, to improve the performance of on-chip DRAM's by increasing the DRAM page hit ratio for multiple block accesses. This architecture shows higher performance than the hierarchical multi-bank architecture as well as the conventional bank architecture by execution-driven simulation. The proposed scheme could reduce the cache refill time and CPI obtained by the conventional DRAM by 26.9% and 6.2% respectively in typical applications.

AB - This paper proposes a new memory access control scheme called delayed precharge scheme, to improve the performance of on-chip DRAM's by increasing the DRAM page hit ratio for multiple block accesses. This architecture shows higher performance than the hierarchical multi-bank architecture as well as the conventional bank architecture by execution-driven simulation. The proposed scheme could reduce the cache refill time and CPI obtained by the conventional DRAM by 26.9% and 6.2% respectively in typical applications.

UR - http://www.scopus.com/inward/record.url?scp=67649104459&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649104459&partnerID=8YFLogxK

U2 - 10.1109/APASIC.1999.824114

DO - 10.1109/APASIC.1999.824114

M3 - Conference contribution

SN - 0780357051

SN - 9780780357051

T3 - AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

SP - 384

EP - 387

BT - AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kim Y, Han T-D, Kim S-D. A memory access system for merged memory with logic LSIs. In AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc. 1999. p. 384-387. 824114. (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs). https://doi.org/10.1109/APASIC.1999.824114