A mid-texturing pixel rasterization pipeline architecture for 3D rendering processors

Woo Chen Park, Kil Whan Lee, Il San Kim, Tack Don Han, Sung Bong Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

As a 3D scene becomes increasingly complex and the screen resolution increases, the design of effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture, which performs a depth test operation twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste caused by fetching unnecessary obscured texture data, by performing the depth test before texture mapping. The proposed architecture reduces the miss penalties of the pixel cache by using a pre-fetch scheme - that is, a frame memory access, due to a cache miss at the first depth test, is done simultaneously with texture mapping. The proposed pixel rasterization architecture achieves memory bandwidth effectiveness and reduces power consumption, producing high-performance gains.

Original languageEnglish
Title of host publicationProceedings - IEEE International Conference on Application-Specific Systems, Architectures, and Processors, ASAP 2002
EditorsRobert Schreiber, Shuvra Bhattacharyya, Neil Burgess, Michael Schulte
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages173-182
Number of pages10
ISBN (Electronic)0769517129
DOIs
Publication statusPublished - 2002
EventIEEE International Conference on Application-Specific Systems, Architectures, and Processors, ASAP 2002 - San Jose, United States
Duration: 2002 Jul 172002 Jul 19

Publication series

NameProceedings of the International Conference on Application-Specific Systems, Architectures and Processors
Volume2002-January
ISSN (Print)1063-6862

Other

OtherIEEE International Conference on Application-Specific Systems, Architectures, and Processors, ASAP 2002
CountryUnited States
CitySan Jose
Period02/7/1702/7/19

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Networks and Communications

Fingerprint Dive into the research topics of 'A mid-texturing pixel rasterization pipeline architecture for 3D rendering processors'. Together they form a unique fingerprint.

Cite this