A new built-in redundancy analysis algorithm based on multiple memory blocks

Jooyoung Kim, Keewon Cho, Woosung Lee, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

With the development of memory density, the probability of occurring faults in memory also increases. To overcome this problem, many built-in redundancy analysis (BIRA) algorithms have been proposed to repair the faults using redundancy cells in memory. Most of previous algorithms have focused on single memory block with local spare cell architecture. However, many memories in system consist of multiple local memory blocks with various spare cell architectures. Thus, the proposed algorithm is based on not only local spare cell but also various spare cell architectures. The experimental results show that repair rate, and hardware overhead of BIRA with various spare cell architectures in multiple memory blocks. The proposed algorithm is practical solution for multiple memory blocks which have global spare cell and common spare cell.

Original languageEnglish
Title of host publicationISOCC 2015 - International SoC Design Conference
Subtitle of host publicationSoC for Internet of Everything (IoE)
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages43-44
Number of pages2
ISBN (Electronic)9781467393089
DOIs
Publication statusPublished - 2016 Feb 8
Event12th International SoC Design Conference, ISOCC 2015 - Gyeongju, Korea, Republic of
Duration: 2015 Nov 22015 Nov 5

Publication series

NameISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)

Other

Other12th International SoC Design Conference, ISOCC 2015
CountryKorea, Republic of
CityGyeongju
Period15/11/215/11/5

Fingerprint

Redundancy
Data storage equipment
Repair
Computer systems
Hardware

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Kim, J., Cho, K., Lee, W., & Kang, S. (2016). A new built-in redundancy analysis algorithm based on multiple memory blocks. In ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE) (pp. 43-44). [7401691] (ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2015.7401691
Kim, Jooyoung ; Cho, Keewon ; Lee, Woosung ; Kang, Sungho. / A new built-in redundancy analysis algorithm based on multiple memory blocks. ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc., 2016. pp. 43-44 (ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)).
@inproceedings{1914a1d31beb40f2be5753e0318303e4,
title = "A new built-in redundancy analysis algorithm based on multiple memory blocks",
abstract = "With the development of memory density, the probability of occurring faults in memory also increases. To overcome this problem, many built-in redundancy analysis (BIRA) algorithms have been proposed to repair the faults using redundancy cells in memory. Most of previous algorithms have focused on single memory block with local spare cell architecture. However, many memories in system consist of multiple local memory blocks with various spare cell architectures. Thus, the proposed algorithm is based on not only local spare cell but also various spare cell architectures. The experimental results show that repair rate, and hardware overhead of BIRA with various spare cell architectures in multiple memory blocks. The proposed algorithm is practical solution for multiple memory blocks which have global spare cell and common spare cell.",
author = "Jooyoung Kim and Keewon Cho and Woosung Lee and Sungho Kang",
year = "2016",
month = "2",
day = "8",
doi = "10.1109/ISOCC.2015.7401691",
language = "English",
series = "ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "43--44",
booktitle = "ISOCC 2015 - International SoC Design Conference",
address = "United States",

}

Kim, J, Cho, K, Lee, W & Kang, S 2016, A new built-in redundancy analysis algorithm based on multiple memory blocks. in ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)., 7401691, ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE), Institute of Electrical and Electronics Engineers Inc., pp. 43-44, 12th International SoC Design Conference, ISOCC 2015, Gyeongju, Korea, Republic of, 15/11/2. https://doi.org/10.1109/ISOCC.2015.7401691

A new built-in redundancy analysis algorithm based on multiple memory blocks. / Kim, Jooyoung; Cho, Keewon; Lee, Woosung; Kang, Sungho.

ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc., 2016. p. 43-44 7401691 (ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A new built-in redundancy analysis algorithm based on multiple memory blocks

AU - Kim, Jooyoung

AU - Cho, Keewon

AU - Lee, Woosung

AU - Kang, Sungho

PY - 2016/2/8

Y1 - 2016/2/8

N2 - With the development of memory density, the probability of occurring faults in memory also increases. To overcome this problem, many built-in redundancy analysis (BIRA) algorithms have been proposed to repair the faults using redundancy cells in memory. Most of previous algorithms have focused on single memory block with local spare cell architecture. However, many memories in system consist of multiple local memory blocks with various spare cell architectures. Thus, the proposed algorithm is based on not only local spare cell but also various spare cell architectures. The experimental results show that repair rate, and hardware overhead of BIRA with various spare cell architectures in multiple memory blocks. The proposed algorithm is practical solution for multiple memory blocks which have global spare cell and common spare cell.

AB - With the development of memory density, the probability of occurring faults in memory also increases. To overcome this problem, many built-in redundancy analysis (BIRA) algorithms have been proposed to repair the faults using redundancy cells in memory. Most of previous algorithms have focused on single memory block with local spare cell architecture. However, many memories in system consist of multiple local memory blocks with various spare cell architectures. Thus, the proposed algorithm is based on not only local spare cell but also various spare cell architectures. The experimental results show that repair rate, and hardware overhead of BIRA with various spare cell architectures in multiple memory blocks. The proposed algorithm is practical solution for multiple memory blocks which have global spare cell and common spare cell.

UR - http://www.scopus.com/inward/record.url?scp=84963799410&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963799410&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2015.7401691

DO - 10.1109/ISOCC.2015.7401691

M3 - Conference contribution

AN - SCOPUS:84963799410

T3 - ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)

SP - 43

EP - 44

BT - ISOCC 2015 - International SoC Design Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kim J, Cho K, Lee W, Kang S. A new built-in redundancy analysis algorithm based on multiple memory blocks. In ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE). Institute of Electrical and Electronics Engineers Inc. 2016. p. 43-44. 7401691. (ISOCC 2015 - International SoC Design Conference: SoC for Internet of Everything (IoE)). https://doi.org/10.1109/ISOCC.2015.7401691