A new built-in self test scheme for phase-locked loops using internal digital signals

Youbean Kim, Kicheol Kim, Incheol Kim, Sungho Kang

Research output: Contribution to journalArticlepeer-review

4 Citations (Scopus)

Abstract

Testing PLLs (phase-locked loops) is becoming an important issue that affects both time-to-market and production cost of electronic systems. Though a PLL is the most common mixed-signal building block, it is very difficult to test due to internal analog blocks and signals. In this paper, we propose a new PLL BIST (built-in self test) using the distorted frequency detector that uses only internal digital signals. The proposed BIST does not need to load any analog nodes of the PLL. Therefore, it provides an efficient defect-oriented structural test scheme, reduced area overhead, and improved test quality compared with previous approaches.

Original languageEnglish
Pages (from-to)1713-1716
Number of pages4
JournalIEICE Transactions on Electronics
VolumeE91-C
Issue number10
DOIs
Publication statusPublished - 2008 Oct

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A new built-in self test scheme for phase-locked loops using internal digital signals'. Together they form a unique fingerprint.

Cite this