A new cache architecture based on temporal and spatial locality

Jung Hoon Lee, Jang Soo Lee, Shin-Dug Kim

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

A data cache system is designed as low power/high performance cache structure for embedded processors. Direct-mapped cache is a favorite choice for short cycle time, but suffers from high miss rate. Hence the proposed dual data cache is an approach to improve the miss ratio of direct-mapped cache without affecting this access time. The proposed cache system can exploit temporal and spatial locality effectively by maximizing the effective cache memory space for any given cache size. The proposed cache system consists of two caches, i.e., a direct-mapped cache with small block size and a fully associative spatial buffer with large block size. Temporal locality is utilized by caching candidate small blocks selectively into the direct-mapped cache. Also spatial locality can be utilized aggressively by fetching multiple neighboring small blocks whenever a cache miss occurs. According to the results of comparison and analysis, similar performance can be achieved by using four times smaller cache size comparing with the conventional direct-mapped cache.And it is shown that power consumption of the proposed cache can be reduced by around 4% comparing with the victim cache configuration.

Original languageEnglish
Pages (from-to)1451-1467
Number of pages17
JournalJournal of Systems Architecture
Volume46
Issue number15
DOIs
Publication statusPublished - 2000 Dec 31

Fingerprint

Cache memory
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture

Cite this

Lee, Jung Hoon ; Lee, Jang Soo ; Kim, Shin-Dug. / A new cache architecture based on temporal and spatial locality. In: Journal of Systems Architecture. 2000 ; Vol. 46, No. 15. pp. 1451-1467.
@article{009714ffbc3f40cf80febaa7a329bba7,
title = "A new cache architecture based on temporal and spatial locality",
abstract = "A data cache system is designed as low power/high performance cache structure for embedded processors. Direct-mapped cache is a favorite choice for short cycle time, but suffers from high miss rate. Hence the proposed dual data cache is an approach to improve the miss ratio of direct-mapped cache without affecting this access time. The proposed cache system can exploit temporal and spatial locality effectively by maximizing the effective cache memory space for any given cache size. The proposed cache system consists of two caches, i.e., a direct-mapped cache with small block size and a fully associative spatial buffer with large block size. Temporal locality is utilized by caching candidate small blocks selectively into the direct-mapped cache. Also spatial locality can be utilized aggressively by fetching multiple neighboring small blocks whenever a cache miss occurs. According to the results of comparison and analysis, similar performance can be achieved by using four times smaller cache size comparing with the conventional direct-mapped cache.And it is shown that power consumption of the proposed cache can be reduced by around 4{\%} comparing with the victim cache configuration.",
author = "Lee, {Jung Hoon} and Lee, {Jang Soo} and Shin-Dug Kim",
year = "2000",
month = "12",
day = "31",
doi = "10.1016/S1383-7621(00)00035-7",
language = "English",
volume = "46",
pages = "1451--1467",
journal = "Journal of Systems Architecture",
issn = "1383-7621",
publisher = "Elsevier",
number = "15",

}

A new cache architecture based on temporal and spatial locality. / Lee, Jung Hoon; Lee, Jang Soo; Kim, Shin-Dug.

In: Journal of Systems Architecture, Vol. 46, No. 15, 31.12.2000, p. 1451-1467.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A new cache architecture based on temporal and spatial locality

AU - Lee, Jung Hoon

AU - Lee, Jang Soo

AU - Kim, Shin-Dug

PY - 2000/12/31

Y1 - 2000/12/31

N2 - A data cache system is designed as low power/high performance cache structure for embedded processors. Direct-mapped cache is a favorite choice for short cycle time, but suffers from high miss rate. Hence the proposed dual data cache is an approach to improve the miss ratio of direct-mapped cache without affecting this access time. The proposed cache system can exploit temporal and spatial locality effectively by maximizing the effective cache memory space for any given cache size. The proposed cache system consists of two caches, i.e., a direct-mapped cache with small block size and a fully associative spatial buffer with large block size. Temporal locality is utilized by caching candidate small blocks selectively into the direct-mapped cache. Also spatial locality can be utilized aggressively by fetching multiple neighboring small blocks whenever a cache miss occurs. According to the results of comparison and analysis, similar performance can be achieved by using four times smaller cache size comparing with the conventional direct-mapped cache.And it is shown that power consumption of the proposed cache can be reduced by around 4% comparing with the victim cache configuration.

AB - A data cache system is designed as low power/high performance cache structure for embedded processors. Direct-mapped cache is a favorite choice for short cycle time, but suffers from high miss rate. Hence the proposed dual data cache is an approach to improve the miss ratio of direct-mapped cache without affecting this access time. The proposed cache system can exploit temporal and spatial locality effectively by maximizing the effective cache memory space for any given cache size. The proposed cache system consists of two caches, i.e., a direct-mapped cache with small block size and a fully associative spatial buffer with large block size. Temporal locality is utilized by caching candidate small blocks selectively into the direct-mapped cache. Also spatial locality can be utilized aggressively by fetching multiple neighboring small blocks whenever a cache miss occurs. According to the results of comparison and analysis, similar performance can be achieved by using four times smaller cache size comparing with the conventional direct-mapped cache.And it is shown that power consumption of the proposed cache can be reduced by around 4% comparing with the victim cache configuration.

UR - http://www.scopus.com/inward/record.url?scp=0034500182&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034500182&partnerID=8YFLogxK

U2 - 10.1016/S1383-7621(00)00035-7

DO - 10.1016/S1383-7621(00)00035-7

M3 - Article

AN - SCOPUS:0034500182

VL - 46

SP - 1451

EP - 1467

JO - Journal of Systems Architecture

JF - Journal of Systems Architecture

SN - 1383-7621

IS - 15

ER -